"Optimize FPGA-Based Neural Network Accelerator with Bit-Shift Quantization."

Yu Liu, Xuejiao Liu, Luhong Liang (2020)

> Home

Details and statistics

DOI: 10.1109/ISCAS45731.2020.9180919

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiuLL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiuLL20
Yu Liu, Xuejiao Liu, Luhong Liang:
Optimize FPGA-Based Neural Network Accelerator with Bit-Shift Quantization. ISCAS 2020: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.