![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/charme/BorrioneVB97
@inproceedings{DBLP:conf/charme/BorrioneVB97, author = {Dominique Borrione and F. Vestman and H. Bouamama}, editor = {Hon Fung Li and David K. Probst}, title = {An approach to Verilog-VHDL interoperability for synchronous designs}, booktitle = {Advances in Hardware Design and Verification, {IFIP} {WG} 10.5 International Conference on Correct Hardware Design and Verification Methods, 16-18 October 1997, Montr{\'{e}}al, Qu{\'{e}}bec, Canada}, series = {{IFIP} Conference Proceedings}, volume = {105}, pages = {65--87}, publisher = {Chapman {\&} Hall}, year = {1997}, timestamp = {Thu, 18 Feb 2010 08:37:22 +0100}, biburl = {https://dblp.org/rec/conf/charme/BorrioneVB97.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.