"An approach to Verilog-VHDL interoperability for synchronous designs."

Dominique Borrione, F. Vestman, H. Bouamama (1997)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2003-01-03