BibTeX record conf/aspdac/WuKHLL10

• > Home > conf/aspdac/WuKHLL10

@inproceedings{DBLP:conf/aspdac/WuKHLL10,
  author       = {Tsung{-}Yi Wu and
                  Tzi{-}Wei Kao and
                  Shi{-}Yi Huang and
                  Tai{-}Lun Li and
                  How{-}Rern Lin},
  title        = {Combined use of rising and falling edge triggered clocks for peak
                  current reduction in IP-based SoC designs},
  booktitle    = {Proceedings of the 15th Asia South Pacific Design Automation Conference,
                  {ASP-DAC} 2010, Taipei, Taiwan, January 18-21, 2010},
  pages        = {444--449},
  publisher    = {{IEEE}},
  year         = {2010},
  url          = {https://doi.org/10.1109/ASPDAC.2010.5419842},
  doi          = {10.1109/ASPDAC.2010.5419842},
  timestamp    = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl       = {https://dblp.org/rec/conf/aspdac/WuKHLL10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}