BibTeX record conf/aspdac/ChenT99

download as .bib file

@inproceedings{DBLP:conf/aspdac/ChenT99,
  author       = {Chun{-}hong Chen and
                  Chi{-}Ying Tsui},
  title        = {Timing Optimization of Logic Network Using Gate Duplication},
  booktitle    = {Proceedings of the 1999 Conference on Asia South Pacific Design Automation,
                  Wanchai, Hong Kong, China, January 18-21, 1999},
  pages        = {233--236},
  publisher    = {{IEEE} Computer Society},
  year         = {1999},
  url          = {https://doi.org/10.1109/ASPDAC.1999.760003},
  doi          = {10.1109/ASPDAC.1999.760003},
  timestamp    = {Thu, 23 Mar 2023 23:58:22 +0100},
  biburl       = {https://dblp.org/rec/conf/aspdac/ChenT99.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.