"Timing Optimization of Logic Network Using Gate Duplication."

Chun-hong Chen, Chi-Ying Tsui (1999)

Details and statistics

DOI: 10.1109/ASPDAC.1999.760003

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics