Karem A. Sakallah

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Michael A. Riepe

> Home > Persons > Karem A. Sakallah

Publications

2003
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/RiepeS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/RiepeS03
Michael A. Riepe, Karem A. Sakallah:
Transistor placement for noncomplementary digital VLSI cell synthesis. ACM Trans. Design Autom. Electr. Syst. 8(1): 81-107 (2003)
1999
[c31]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/RiepeS99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/RiepeS99
Michael A. Riepe, Karem A. Sakallah:
Transistor level micro-placement and routing for two-dimensional digital VLSI cell synthesis. ISPD 1999: 74-81
1998
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/RiepeS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/RiepeS98
Michael A. Riepe, Karem A. Sakallah:
The edge-based design rule model revisited. ACM Trans. Design Autom. Electr. Syst. 3(3): 463-486 (1998)
1996
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RiepeSSB96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RiepeSSB96
Michael A. Riepe, João P. Marques Silva, Karem A. Sakallah, Richard B. Brown:
Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation. IEEE Trans. Very Large Scale Integr. Syst. 4(1): 113-129 (1996)
1993
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/RiepeSSB93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/RiepeSSB93
Michael A. Riepe, João P. Marques Silva, Karem A. Sakallah, Richard B. Brown:
Ravel-XL: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation. ICCD 1993: 361-364

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.