Kyuho Shim

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Maciej J. Ciesielski

> Home > Persons > Kyuho Shim

Publications

2011
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/date/KimCSY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/KimCSY11
Dusung Kim, Maciej J. Ciesielski, Kyuho Shim, Seiyang Yang:
Temporal parallel simulation: A fast gate-level HDL simulation using higher level models. DATE 2011: 1584-1589
2008
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ShimCKBKKKMCCY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ShimCKBKKKMCCY08
Kyuho Shim, Young-Rae Cho, Namdo Kim, Hyuncheol Baik, Kyungkuk Kim, Dusung Kim, Jaebum Kim, Byeongun Min, Kyumyung Choi, Maciej J. Ciesielski, Seiyang Yang:
A fast two-pass HDL simulation with on-demand dump. ASP-DAC 2008: 422-427
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/hldvt/KimCSY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hldvt/KimCSY08
Dusung Kim, Maciej J. Ciesielski, Kyuho Shim, Seiyang Yang:
Temporal parallel gate-level timing simulation. HLDVT 2008: 111-116
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ShimTCY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ShimTCY08
Kyuho Shim, Kesava R. Talupuru, Maciej J. Ciesielski, Seiyang Yang:
Simulation Acceleration with HW Re-Compilation Avoidance. VLSI Design 2008: 487-491

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.