Noboru Sakimura

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Masanori Natsui

> Home > Persons > Noboru Sakimura

Publications

2015
[j13]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/NatsuiSSNTMSMHKIEOH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NatsuiSSNTMSMHKIEOH15
Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu:
Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction. IEEE J. Solid State Circuits 50(2): 476-489 (2015)
2014
[j10]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/ieiceee/SuzukiSNMSEOH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/SuzukiSNMSEOH14
Daisuke Suzuki, Noboru Sakimura, Masanori Natsui, Akira Mochizuki, Tadahiko Sugibayashi, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu:
A compact low-power nonvolatile flip-flop using domain-wall-motion-device-based single-ended structure. IEICE Electron. Express 11(13): 20140296 (2014)
2013
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/NatsuiHSS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/NatsuiHSS13
Masanori Natsui, Takahiro Hanyu, Noboru Sakimura, Tadahiko Sugibayashi:
MTJ/MOS-hybrid logic-circuit design flow for nonvolatile logic-in-memory LSI. ISCAS 2013: 105-109
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/NatsuiSSNTMSMHKIEOH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NatsuiSSNTMSMHKIEOH13
Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu:
Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating. ISSCC 2013: 194-195

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.