Victor V. Zyuban

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Balaram Sinharoy

> Home > Persons > Victor V. Zyuban

Publications

2014
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/icicdt/FriedrichLSSSFD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icicdt/FriedrichLSSSFD14
Joshua Friedrich, Hung Q. Le, William J. Starke, Jeff Stuecheli, Balaram Sinharoy, Eric J. Fluhr, Daniel M. Dreps, Victor V. Zyuban, Gregory S. Still, Christopher J. Gonzalez, David Hogenmiller, Frank Malgioglio, Ryan Nett, Ruchir Puri, Phillip J. Restle, David Shan, Zeynep Toprak Deniz, Dieter F. Wendel, Matthew M. Ziegler, Dave W. Victor:
The POWER8^TM processor: Designed for big data, analytics, and cloud environments. ICICDT 2014: 1-4
2011
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WendelKWCCCDHFIKLMPPRSSSTNWWZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WendelKWCCCDHFIKLMPPRSSSTNWWZ11
Dieter F. Wendel, Ronald N. Kalla, James D. Warnock, Robert Cargnoni, Sam G. Chu, Joachim G. Clabes, Daniel Dreps, David Hrusecky, Joshua Friedrich, Md. Saiful Islam, James A. Kahle, Jens Leenstra, Gaurav Mittal, Jose Paredes, Juergen Pille, Phillip J. Restle, Balaram Sinharoy, George Smith, William J. Starke, Scott A. Taylor, James Van Norstrand, Stephen Weitzel, Phillip G. Williams, Victor V. Zyuban:
POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor. IEEE J. Solid State Circuits 46(1): 145-161 (2011)
2010
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/WendelKCCFFKSSTWCIZ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WendelKCCFFKSSTWCIZ10
Dieter F. Wendel, Ronald N. Kalla, Robert Cargnoni, Joachim G. Clabes, Joshua Friedrich, Roland Frech, James A. Kahle, Balaram Sinharoy, William J. Starke, Scott A. Taylor, Steve Weitzel, Sam G. Chu, Md. Saiful Islam, Victor V. Zyuban:
The implementation of POWER7^TM: A highly parallel and scalable multi-core high-end server processor. ISSCC 2010: 102-103
2005
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/hpca/JacobsonBHBZEEGLST05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/JacobsonBHBZEEGLST05
Hans M. Jacobson, Pradip Bose, Zhigang Hu, Alper Buyuktosunoglu, Victor V. Zyuban, Richard J. Eickemeyer, Lee Eisen, John Griswell, Doug Logan, Balaram Sinharoy, Joel M. Tendler:
Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors. HPCA 2005: 238-242

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.