Bhargab B. Bhattacharya

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sabyasachee Banerjee

> Home > Persons > Bhargab B. Bhattacharya

Publications

2024
[j126]
- view
  authority control:
- export record
  dblp key:
  - journals/isse/BanerjeeMBD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/isse/BanerjeeMBD24
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya, Debesh K. Das:
Power-aware partitioning and test time reduction for 3D-SoC. Innov. Syst. Softw. Eng. 20(3): 485-498 (2024)
[c178]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BanerjeeMB24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BanerjeeMB24
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya:
On Managing Test-Time, Power, and Layer Assignment in 3D SoCs with Built-In-Self-Repair Modules. VLSID 2024: 684-689
2021
[j119]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/BanerjeeMDB21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BanerjeeMDB21
Sabyasachee Banerjee, Subhashis Majumder, Debesh K. Das, Bhargab B. Bhattacharya:
Fast algorithms for test optimization of core based 3D SoC. Integr. 77: 70-88 (2021)
2018
[c157]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BanerjeeMB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BanerjeeMB18
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya:
Test-Time Reduction for Power-Aware 3D-SoC. VLSID 2018: 103-108
2016
[c145]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/BanerjeeMB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BanerjeeMB16
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya:
Power-aware test optimization for core-based 3D-SOCs under TSV-constraints. VLSI-SoC 2016: 1-6
2014
[c133]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/BanerjeeMB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/BanerjeeMB14
Sabyasachee Banerjee, Subhashis Majumder, Bhargab B. Bhattacharya:
A Graph-Based 3D IC Partitioning Technique. ISVLSI 2014: 613-618

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.