21. SPAA 2009:
Calgary,
Alberta,
Canada
Friedhelm Meyer auf der Heide, Michael A. Bender (Eds.):
SPAA 2009: Proceedings of the 21st Annual ACM Symposium on Parallelism in Algorithms and Architectures, Calgary, Alberta, Canada, August 11-13, 2009.
ACM 2009, ISBN 978-1-60558-606-9 
Multiprocessor scheduling
- Ho-Leung Chan, Jeff Edmonds, Kirk Pruhs:
Speed scaling of processes with arbitrary speedup curves on a multiprocessor.
1-10
- Gero Greiner, Tim Nonner, Alexander Souza:
The bell is ringing in speed-scaled multiprocessor scheduling.
11-18
- Kunal Agrawal, Anne Benoit, Fanny Dufossé, Yves Robert:
Mapping filtering streaming applications with communication costs.
19-28
- MohammadHossein Bateni, Lukasz Golab, Mohammad Taghi Hajiaghayi, Howard J. Karloff:
Scheduling to minimize staleness and stretch in real-time data warehouses.
29-38
Brief Announcements I
Keynote talk
- Sarita V. Adve:
Memory models: a case for rethinking parallel languages and hardware.
45
Invited session on industrial applications of algorithms
Transactional memory I
Concurrency mechanisms
- Matteo Frigo, Pablo Halpern, Charles E. Leiserson, Stephen Lewin-Berlin:
Reducers and other Cilk++ hyperobjects.
79-90
- Daniel Spoonhower, Guy E. Blelloch, Phillip B. Gibbons, Robert Harper:
Beyond nested parallelism: tight bounds on work-stealing overheads for parallel futures.
91-100
- Yossi Lev, Victor Luchangco, Marek Olszewski:
Scalable reader-writer locks.
101-110
- Srikanth Sastry, Scott M. Pike, Jennifer L. Welch:
The weakest failure detector for wait-free dining under eventual weak exclusion.
111-120
Brief announcements:
performance of parallel algorithm
Keynote talk
- Bruce Hendrickson:
Emerging challenges and opportunities in parallel computing: the cretaceous redux?
130
Graph labeling/coloring
Brief announcements:
algorithms meets hardware
- George C. Caragea, A. Beliz Saybasili, Xingzhi Wen, Uzi Vishkin:
Brief announcement: performance potential of an easy-to-program PRAM-on-chip prototype versus state-of-the-art processor.
163-165
- James E. Levy, Anand Ganti, Cynthia A. Phillips, Benjamin R. Hamlet, Andrew J. Landahl, Thomas M. Gurrieri, Robert D. Carr, Malcolm S. Carroll:
Brief announcement: the impact of classical electronics constraints on a solid-state logical qubit memory.
166-168
Network organization and design
Transactional memory II
High-performance parallel computation
Local distributed computation
Fault tolerance and reliability
Scheduling and resource management
Last update Wed Feb 15 05:18:42 2012
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
