Stop the war!
Остановите войну!
for scientists:
default search action
Search dblp for Publications
export results for "ultrasparc processor"
@inproceedings{DBLP:conf/itc/ChenDDD11, author = {Liang{-}Chi Chen and Peter Dahlgren and Paul Dickinson and Scott Davidson}, editor = {Bill Eklow and R. D. (Shawn) Blanton}, title = {Transition test bring-up and diagnosis on UltraSPARC\({}^{\mbox{TM}}\) processors}, booktitle = {2011 {IEEE} International Test Conference, {ITC} 2011, Anaheim, CA, USA, September 20-22, 2011}, pages = {1--10}, publisher = {{IEEE} Computer Society}, year = {2011}, url = {https://doi.org/10.1109/TEST.2011.6139167}, doi = {10.1109/TEST.2011.6139167}, timestamp = {Sat, 09 Dec 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/itc/ChenDDD11.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iccS/SandrieserPB09, author = {Martin Sandrieser and Sabri Pllana and Siegfried Benkner}, editor = {Gabrielle Allen and Jaroslaw Nabrzyski and Edward Seidel and G. Dick van Albada and Jack J. Dongarra and Peter M. A. Sloot}, title = {Evaluation of the {SUN} UltraSparc {T2+} Processor for Computational Science}, booktitle = {Computational Science - {ICCS} 2009, 9th International Conference, Baton Rouge, LA, USA, May 25-27, 2009, Proceedings, Part {I}}, series = {Lecture Notes in Computer Science}, volume = {5544}, pages = {964--973}, publisher = {Springer}, year = {2009}, url = {https://doi.org/10.1007/978-3-642-01970-8\_97}, doi = {10.1007/978-3-642-01970-8\_97}, timestamp = {Tue, 14 May 2019 10:00:48 +0200}, biburl = {https://dblp.org/rec/conf/iccS/SandrieserPB09.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/micro/CakarevicRVPCNV09, author = {Vladimir Cakarevic and Petar Radojkovic and Javier Verd{\'{u}} and Alex Pajuelo and Francisco J. Cazorla and Mario Nemirovsky and Mateo Valero}, editor = {David H. Albonesi and Margaret Martonosi and David I. August and Jos{\'{e}} F. Mart{\'{\i}}nez}, title = {Characterizing the resource-sharing levels in the UltraSPARC {T2} processor}, booktitle = {42st Annual {IEEE/ACM} International Symposium on Microarchitecture {(MICRO-42} 2009), December 12-16, 2009, New York, New York, {USA}}, pages = {481--492}, publisher = {{ACM}}, year = {2009}, url = {https://doi.org/10.1145/1669112.1669173}, doi = {10.1145/1669112.1669173}, timestamp = {Wed, 11 Aug 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/micro/CakarevicRVPCNV09.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cicc/LeonLS06, author = {Ana Sonia Leon and Brian Langley and Jinuk Luke Shin}, title = {The UltraSPARC {T1} Processor: {CMT} Reliability}, booktitle = {Proceedings of the {IEEE} 2006 Custom Integrated Circuits Conference, {CICC} 2006, DoubleTree Hotel, San Jose, California, USA, September 10-13, 2006}, pages = {555--562}, publisher = {{IEEE}}, year = {2006}, url = {https://doi.org/10.1109/CICC.2006.320989}, doi = {10.1109/CICC.2006.320989}, timestamp = {Wed, 16 Oct 2019 14:14:52 +0200}, biburl = {https://dblp.org/rec/conf/cicc/LeonLS06.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/micro/LuDHNA05, author = {Jiwei Lu and Abhinav Das and Wei{-}Chung Hsu and Khoa Nguyen and Santosh G. Abraham}, title = {Dynamic Helper Threaded Prefetching on the Sun UltraSPARC {CMP} Processor}, booktitle = {38th Annual {IEEE/ACM} International Symposium on Microarchitecture {(MICRO-38} 2005), 12-16 November 2005, Barcelona, Spain}, pages = {93--104}, publisher = {{IEEE} Computer Society}, year = {2005}, url = {https://doi.org/10.1109/MICRO.2005.18}, doi = {10.1109/MICRO.2005.18}, timestamp = {Tue, 31 May 2022 14:39:58 +0200}, biburl = {https://dblp.org/rec/conf/micro/LuDHNA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/itc/ParulkarZPDM02, author = {Ishwar Parulkar and Thomas A. Ziaja and Rajesh Pendurkar and Anand D'Souza and Amitava Majumdar}, title = {A Scalable, Low Cost Design-for-Test Architecture for UltraSPARC\({}^{\mbox{TM}}\) Chip Multi-Processors}, booktitle = {Proceedings {IEEE} International Test Conference 2002, Baltimore, MD, USA, October 7-10, 2002}, pages = {726--735}, publisher = {{IEEE} Computer Society}, year = {2002}, url = {https://doi.org/10.1109/TEST.2002.1041825}, doi = {10.1109/TEST.2002.1041825}, timestamp = {Thu, 18 Apr 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/itc/ParulkarZPDM02.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/micro/TremblayO96, author = {Marc Tremblay and J. Michael O'Connor}, title = {UltraSparc {I:} a four-issue processor supporting multimedia}, journal = {{IEEE} Micro}, volume = {16}, number = {2}, pages = {42--50}, year = {1996}, url = {https://doi.org/10.1109/40.491461}, doi = {10.1109/40.491461}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/micro/TremblayO96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/itc/Levitt96, author = {Marc E. Levitt}, title = {Formal Verification of the UltraSPARC\({}^{\mbox{TM}}\) Family of Processors via {ATPG} Methods}, booktitle = {Proceedings {IEEE} International Test Conference 1996, Test and Design Validity, Washington, DC, USA, October 20-25, 1996}, pages = {849--856}, publisher = {{IEEE} Computer Society}, year = {1996}, url = {https://doi.org/10.1109/TEST.1996.557146}, doi = {10.1109/TEST.1996.557146}, timestamp = {Thu, 23 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/itc/Levitt96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.