Search dblp for Publications

export results for "toc:db/conf/nanoarch/nanoarch2009.bht:"

 download as .bib file

@inproceedings{DBLP:conf/nanoarch/0001EYNI09,
  author       = {Yuan Xie and
                  Soumya Eachempati and
                  Aditya Yanamandra and
                  Vijaykrishnan Narayanan and
                  Mary Jane Irwin},
  title        = {Power and area reduction using carbon nanotube bundle interconnect
                  in global clock tree distribution network},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {51--56},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226352},
  doi          = {10.1109/NANOARCH.2009.5226352},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/0001EYNI09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/AraniHL09,
  author       = {Zahra Mashreghian Arani and
                  Masoud Hashempour and
                  Fabrizio Lombardi},
  title        = {A coding framework for {DNA} self-assembly},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {15--20},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226361},
  doi          = {10.1109/NANOARCH.2009.5226361},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/AraniHL09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/ChenW09,
  author       = {Yiran Chen and
                  Xiaobin Wang},
  title        = {Compact modeling and corner analysis of spintronic memristor},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {7--12},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226363},
  doi          = {10.1109/NANOARCH.2009.5226363},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/ChenW09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/DinglerNHGA09,
  author       = {Aaron Dingler and
                  Michael T. Niemier and
                  Xiaobo Sharon Hu and
                  Michael Garrison and
                  M. Tanvir Alam},
  title        = {System-level energy and performance projections for nanomagnet-based
                  logic},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {21--26},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226358},
  doi          = {10.1109/NANOARCH.2009.5226358},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/DinglerNHGA09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/FarazmandT09,
  author       = {Navid Farazmand and
                  Mehdi Baradaran Tahoori},
  title        = {Online detection of multiple faults in crossbar nano-architectures
                  using dual rail implementations},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {79--82},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226346},
  doi          = {10.1109/NANOARCH.2009.5226346},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/FarazmandT09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/GaillardonCOL09,
  author       = {Pierre{-}Emmanuel Gaillardon and
                  Fabien Clermidy and
                  Ian O'Connor and
                  Junchen Liu},
  title        = {Interconnection scheme and associated mapping method of reconfigurable
                  cell matrices based on nanoscale devices},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {69--74},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226348},
  doi          = {10.1109/NANOARCH.2009.5226348},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/GaillardonCOL09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/HaronH09,
  author       = {Nor Zaidi Haron and
                  Said Hamdioui},
  title        = {Residue-based code for reliable hybrid memories},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {27--32},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226359},
  doi          = {10.1109/NANOARCH.2009.5226359},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/HaronH09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/KongSK09,
  author       = {Inwook Kong and
                  Earl E. Swartzlander Jr. and
                  Seong{-}Wan Kim},
  title        = {Design of a Goldschmidt iterative divider for quantum-dot cellular
                  automata},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {47--50},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226355},
  doi          = {10.1109/NANOARCH.2009.5226355},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/KongSK09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/KuiperC09,
  author       = {Ben Kuiper and
                  Sorin Cotofana},
  title        = {Adaptive Clock Scheduling for pipelined structures},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {65--68},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226351},
  doi          = {10.1109/NANOARCH.2009.5226351},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/KuiperC09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/LehtonenL09,
  author       = {Eero Lehtonen and
                  Mika Laiho},
  title        = {Stateful implication logic with memristors},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {33--36},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226356},
  doi          = {10.1109/NANOARCH.2009.5226356},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/LehtonenL09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/Li009,
  author       = {Shu Li and
                  Tong Zhang},
  title        = {Using carbon nanotube in digital memories},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {57--60},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226353},
  doi          = {10.1109/NANOARCH.2009.5226353},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/Li009.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/Lincoln09,
  author       = {Patrick Lincoln},
  title        = {Challenges in scalable fault tolerance},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {13--14},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226360},
  doi          = {10.1109/NANOARCH.2009.5226360},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/Lincoln09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/LiuYT009,
  author       = {Ming Liu and
                  Haigang Yang and
                  Sansiri Tanachutiwat and
                  Wei Wang},
  title        = {{FPGA} based on integration of carbon nanorelays and {CMOS} devices},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {61--64},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226350},
  doi          = {10.1109/NANOARCH.2009.5226350},
  timestamp    = {Thu, 08 Aug 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/nanoarch/LiuYT009.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/NarayananMPC09,
  author       = {Pritish Narayanan and
                  Csaba Andras Moritz and
                  Kyoung{-}won Park and
                  Chi On Chui},
  title        = {Validating cascading of crossbar circuits with an integrated device-circuit
                  exploration},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {37--42},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226357},
  doi          = {10.1109/NANOARCH.2009.5226357},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/NarayananMPC09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/PaulB09,
  author       = {Somnath Paul and
                  Swarup Bhunia},
  title        = {Computing with nanoscale memory: Model and architecture},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {1--6},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226362},
  doi          = {10.1109/NANOARCH.2009.5226362},
  timestamp    = {Tue, 07 May 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/nanoarch/PaulB09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/SrivastavaMA09,
  author       = {Saket Srivastava and
                  Aissa Melouki and
                  Bashir M. Al{-}Hashimi},
  title        = {Defect tolerance in hybrid nano/CMOS architecture using tagging mechanism},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {43--46},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226354},
  doi          = {10.1109/NANOARCH.2009.5226354},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/SrivastavaMA09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nanoarch/SuR09,
  author       = {Yehua Su and
                  Wenjing Rao},
  title        = {Runtime analysis for defect-tolerant logic mapping on nanoscale crossbar
                  architectures},
  booktitle    = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  pages        = {75--78},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/NANOARCH.2009.5226349},
  doi          = {10.1109/NANOARCH.2009.5226349},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/nanoarch/SuR09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@proceedings{DBLP:conf/nanoarch/2009,
  title        = {2009 {IEEE/ACM} International Symposium on Nanoscale Architectures,
                  {NANOARCH} 2009, San Francisco, CA, USA, July 30-31, 2009},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://ieeexplore.ieee.org/xpl/conhome/5209244/proceeding},
  isbn         = {978-1-4244-4957-6},
  timestamp    = {Wed, 16 Oct 2019 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/nanoarch/2009.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.