Stop the war!
Остановите войну!
for scientists:
default search action
Search dblp for Publications
export results for "toc:db/conf/isvlsi/isvlsi2020.bht:"
@inproceedings{DBLP:conf/isvlsi/0002KJP20, author = {Abhijit Das and Abhishek Kumar and John Jose and Maurizio Palesi}, title = {Exploiting On-Chip Routers to Store Dirty Cache Blocks in Tiled Chip Multi-processors}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {147--152}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00036}, doi = {10.1109/ISVLSI49217.2020.00036}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/0002KJP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/AgarwalK20, author = {Sukarn Agarwal and Hemangee K. Kapoor}, title = {LiNoVo: Longevity Enhancement of Non-Volatile Last Level Caches in Chip Multiprocessors}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {194--199}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00043}, doi = {10.1109/ISVLSI49217.2020.00043}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/AgarwalK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/AlkhodairMKP20, author = {Ahmad Alkhodair and Saraju P. Mohanty and Elias Kougianos and Deepak Puthal}, title = {McPoRA: {A} Multi-chain Proof of Rapid Authentication for Post-Blockchain Based Security in Large Scale Complex Cyber-Physical Systems}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {446--451}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-16}, doi = {10.1109/ISVLSI49217.2020.00-16}, timestamp = {Sun, 06 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/AlkhodairMKP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/AntonopoulosKTF20, author = {Christos P. Antonopoulos and Georgios Keramidas and Vassilis Tsakanikas and Evi Faliagka and Christos Panagiotou and Nikolaos S. Voros}, title = {Capacity Building Among European Stakeholders In the Areas of Cyber-Physical Systems, IoT {\&} Embedded Systems: The {SMART4ALL} Digital Innovation Hub Perspective}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {464--469}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-13}, doi = {10.1109/ISVLSI49217.2020.00-13}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/AntonopoulosKTF20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/AyralRSAS20, author = {Thomas Ayral and Fran{\c{c}}ois{-}Marie Le R{\'{e}}gent and Zain H. Saleem and Yuri Alexeev and Martin Suchara}, title = {Quantum Divide and Compute: Hardware Demonstrations and Noisy Simulations}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {138--140}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00034}, doi = {10.1109/ISVLSI49217.2020.00034}, timestamp = {Fri, 15 Dec 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/AyralRSAS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/BatabyalS20, author = {Suvadip Batabyal and Lovekush Sharma}, title = {A Quantum Pipeline for an Executable Quantum Instruction Set Architecture}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {294--299}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00061}, doi = {10.1109/ISVLSI49217.2020.00061}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/BatabyalS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/BhowmikBDB20, author = {Biswajit Bhowmik and Santosh Biswas and Jatindra Kumar Deka and Bhargab B. Bhattacharya}, title = {Locating Open-Channels in Octagon Networks on Chip-Microprocessors}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {200--205}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00044}, doi = {10.1109/ISVLSI49217.2020.00044}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/BhowmikBDB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/BisulcoOIL20, author = {Anthony Bisulco and Fernando Cladera Ojeda and Volkan Isler and Daniel Dongyuel Lee}, title = {Near-Chip Dynamic Vision Filtering for Low-Bandwidth Pedestrian Detection}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {234--239}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00050}, doi = {10.1109/ISVLSI49217.2020.00050}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/BisulcoOIL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/BrunnerGTS20, author = {Michaela Brunner and Michael Gruber and Michael Tempelmeier and Georg Sigl}, title = {Logic Locking Induced Fault Attacks}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {114--119}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00030}, doi = {10.1109/ISVLSI49217.2020.00030}, timestamp = {Thu, 23 Sep 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/BrunnerGTS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ChallapalleCRN20, author = {Nagadastagiri Challapalle and Makesh Chandran and Sahithi Rampalli and Vijaykrishnan Narayanan}, title = {{X-VS:} Crossbar-Based Processing-in-Memory Architecture for Video Summarization}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {592--597}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00091}, doi = {10.1109/ISVLSI49217.2020.00091}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ChallapalleCRN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Charles020, author = {Subodha Charles and Prabhat Mishra}, title = {Lightweight and Trust-Aware Routing in NoC-Based SoCs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {160--167}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00038}, doi = {10.1109/ISVLSI49217.2020.00038}, timestamp = {Tue, 07 May 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/Charles020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Charles020a, author = {Subodha Charles and Prabhat Mishra}, title = {Securing Network-on-Chip Using Incremental Cryptography}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {168--175}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00039}, doi = {10.1109/ISVLSI49217.2020.00039}, timestamp = {Tue, 07 May 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/Charles020a.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ChuHLS20, author = {Shao{-}I Chu and Chen{-}En Hsieh and Yi{-}Ming Lee and Sayed Ahmad Salehi}, title = {Enhanced Architecture for Computing Polynomials Using Unipolar Stochastic Logic}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {340--345}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00069}, doi = {10.1109/ISVLSI49217.2020.00069}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ChuHLS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ChungL20, author = {Yuan{-}Dar Chung and Rung{-}Bin Lin}, title = {Engineering a Standard Cell Library for an Industrial Router with {ASAP7} {PDK}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {404--409}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00080}, doi = {10.1109/ISVLSI49217.2020.00080}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ChungL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/CirilloTSG20, author = {Giovanni Amedeo Cirillo and Giovanna Turvani and Mario Simoni and Mariagrazia Graziano}, title = {Advances in Molecular Quantum Computing: from Technological Modeling to Circuit Design}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {132--137}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00033}, doi = {10.1109/ISVLSI49217.2020.00033}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/CirilloTSG20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/CoelhoTMN20, author = {Ricardo Coelho and Felipe Tanus and {\'{A}}lvaro F. Moreira and Gabriel L. Nazar}, title = {ACQuA: {A} Parallel Accelerator Architecture for Pure Functional Programs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {346--351}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00070}, doi = {10.1109/ISVLSI49217.2020.00070}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/CoelhoTMN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/CondiaGARS20, author = {Josie E. Rodriguez Condia and Marcio Gon{\c{c}}alves and Jos{\'{e}} Rodrigo Azambuja and Matteo Sonza Reorda and Luca Sterpone}, title = {Analyzing the Sensitivity of {GPU} Pipeline Registers to Single Events Upsets}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {380--385}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00076}, doi = {10.1109/ISVLSI49217.2020.00076}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/CondiaGARS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/CuiP0MF20, author = {Yuwen Cui and Shakthi Prabhakar and Hui Zhao and Saraju P. Mohanty and Juan Fang}, title = {A Low-Cost Conflict-Free NoC Architecture for Heterogeneous Multicore Systems}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {300--305}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00062}, doi = {10.1109/ISVLSI49217.2020.00062}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/CuiP0MF20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/CulticeLT20, author = {Tyler Cultice and Carson Labrado and Himanshu Thapliyal}, title = {A {PUF} Based {CAN} Security Framework}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {602--603}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00094}, doi = {10.1109/ISVLSI49217.2020.00094}, timestamp = {Thu, 25 Apr 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/CulticeLT20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/DasCG20, author = {Tuhin Subhra Das and Navonil Chatterjee and Prasun Ghosal}, title = {Regulating Degree of Adaptiveness for Performance-Centric NoC Routing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {542--547}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00007}, doi = {10.1109/ISVLSI49217.2020.00007}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/DasCG20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/DoharKHB20, author = {Suraj Dohar and Siddharth R. K. and Vasantha M. H. and Nithin Kumar Y. B.}, title = {A Novel Single Event Upset Tolerant 12T Memory Cell for Aerospace Applications}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {48--53}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00019}, doi = {10.1109/ISVLSI49217.2020.00019}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/DoharKHB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ElhamawyGP20, author = {Nourhan Elhamawy and Ma{\"{e}}l Gay and Ilia Polian}, title = {An Open-Source Area-Optimized {ECEG} Cryptosystem in Hardware}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {120--125}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00031}, doi = {10.1109/ISVLSI49217.2020.00031}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ElhamawyGP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Fakhire020, author = {Mahboube Fakhire and Ali Jahanian}, title = {Vulnerability Analysis Against Fault Attack in terms of the Timing Behavior of Fault Injection}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {374--379}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00075}, doi = {10.1109/ISVLSI49217.2020.00075}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/Fakhire020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/FangZL020, author = {Juan Fang and Jiaxing Zhang and Shuaibing Lu and Hui Zhao}, title = {Exploration on Task Scheduling Strategy for {CPU-GPU} Heterogeneous Computing System}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {306--311}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00063}, doi = {10.1109/ISVLSI49217.2020.00063}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/FangZL020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/FengQW20, author = {Chenhui Feng and Hui Qian and Zhongfeng Wang}, title = {An Implementation of Pre-Quantized Random Demodulator Based on Amplitude-to-Pulse Converter}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {206--211}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00045}, doi = {10.1109/ISVLSI49217.2020.00045}, timestamp = {Wed, 07 Jun 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/FengQW20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/FrischTP20, author = {Christoph Frisch and Michael Tempelmeier and Michael Pehl}, title = {PAG-IoT: {A} {PUF} and {AEAD} Enabled Trusted Hardware Gateway for IoT Devices}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {500--505}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-7}, doi = {10.1109/ISVLSI49217.2020.000-7}, timestamp = {Thu, 23 Sep 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/FrischTP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GalanisANBB20, author = {Ioannis Galanis and Iraklis Anagnostopoulos and Chinh Nguyen and Guillermo Bares and Dona Burkard}, title = {Inference and Energy Efficient Design of Deep Neural Networks for Embedded Devices}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {36--41}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00017}, doi = {10.1109/ISVLSI49217.2020.00017}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/GalanisANBB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GeP20, author = {Lulu Ge and Keshab K. Parhi}, title = {Molecular MUX-Based Physical Unclonable Functions}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {482--487}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-10}, doi = {10.1109/ISVLSI49217.2020.00-10}, timestamp = {Tue, 07 May 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/GeP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GeorgakidisSSKS20, author = {Christos Georgakidis and Christos P. Sotiriou and Nikolaos Sketopoulos and Milos Krstic and Oliver Schrape and Anselm Breitenreiter}, title = {R-Abax: {A} Radiation Hardening Legalisation Algorithm Satisfying {TMR} Spacing Constraints}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {316--321}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00065}, doi = {10.1109/ISVLSI49217.2020.00065}, timestamp = {Mon, 05 Feb 2024 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/GeorgakidisSSKS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GoliD20, author = {Mehran Goli and Rolf Drechsler}, title = {Automated Design Understanding of SystemC-Based Virtual Prototypes: Data Extraction, Analysis and Visualization}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {188--193}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00042}, doi = {10.1109/ISVLSI49217.2020.00042}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/GoliD20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GovindarajanB20, author = {Keshav Govindarajan and V. S. Kanchana Bhaaskaran}, title = {Borrow Select Subtractor for Low Power and Area Efficiency}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {518--523}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-4}, doi = {10.1109/ISVLSI49217.2020.000-4}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/GovindarajanB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/GovindaswamyP20, author = {Prema Kumar Govindaswamy and Vijaya Sankara Rao Pasupureddi}, title = {A 27 -1 Low-Power Half-Rate 16-Gb/s Charge-Mode {PRBS} Generator in 1.2V, 65nm {CMOS}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {212--215}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00046}, doi = {10.1109/ISVLSI49217.2020.00046}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/GovindaswamyP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/HerdtD20, author = {Vladimir Herdt and Rolf Drechsler}, title = {Efficient Techniques to Strongly Enhance the Virtual Prototype Based Design Flow}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {182--187}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00041}, doi = {10.1109/ISVLSI49217.2020.00041}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/HerdtD20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/HomanLSSN20, author = {Eric Homan and Chonghan Lee and Jack Sampson and John P. Sustersic and Vijaykrishnan Narayanan}, title = {DoubtNet: Using Semantic Context to Enable Adaptive Inference for the IoT}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {586--591}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00090}, doi = {10.1109/ISVLSI49217.2020.00090}, timestamp = {Mon, 26 Jun 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/HomanLSSN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/IslamK20, author = {Sheikh Ariful Islam and Srinivas Katkoori}, title = {SafeController: Efficient and Transparent Control-Flow Integrity for {RTL} Design}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {270--275}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00056}, doi = {10.1109/ISVLSI49217.2020.00056}, timestamp = {Sun, 12 Nov 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/IslamK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/JhaRMKMC20, author = {Nandan Kumar Jha and Shreyas Ravishankar and Sparsh Mittal and Arvind Kaushik and Dipan Mandal and Mahesh Chandra}, title = {{DRACO:} Co-Optimizing Hardware Utilization, and Performance of DNNs on Systolic Accelerator}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {574--579}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00088}, doi = {10.1109/ISVLSI49217.2020.00088}, timestamp = {Mon, 03 Jan 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/JhaRMKMC20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/JoshiJM20, author = {Amit Mahesh Joshi and Prateek Jain and Saraju P. Mohanty}, title = {Secure-iGLU: {A} Secure Device for Noninvasive Glucose Measurement and Automatic Insulin Delivery in IoMT Framework}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {440--445}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-17}, doi = {10.1109/ISVLSI49217.2020.00-17}, timestamp = {Tue, 31 May 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/JoshiJM20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/JoshiJM20a, author = {Amit Mahesh Joshi and Prateek Jain and Saraju P. Mohanty}, title = {iGLU: Non-Invasive Device for Continuous Glucose Measurement with IoMT Framework}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {598--599}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00092}, doi = {10.1109/ISVLSI49217.2020.00092}, timestamp = {Tue, 31 May 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/JoshiJM20a.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KamaliAHS20, author = {Hadi Mardani Kamali and Kimia Zamiri Azar and Houman Homayoun and Avesta Sasan}, title = {{SCRAMBLE:} The State, Connectivity and Routing Augmentation Model for Building Logic Encryption}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {153--159}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00037}, doi = {10.1109/ISVLSI49217.2020.00037}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KamaliAHS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KanWZN20, author = {Yirong Kan and Man Wu and Renyuan Zhang and Yasuhiko Nakashima}, title = {A Multi-grained Reconfigurable Accelerator for Approximate Computing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {90--95}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00026}, doi = {10.1109/ISVLSI49217.2020.00026}, timestamp = {Thu, 14 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KanWZN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KananiMG20, author = {Alish Kanani and Jigar Mehta and Neeraj Goel}, title = {{ACA-CSU:} {A} Carry Selection Based Accuracy Configurable Approximate Adder Design}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {434--439}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00085}, doi = {10.1109/ISVLSI49217.2020.00085}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KananiMG20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KelamBA20, author = {Mounika Kelam and Balaji Yadav Battu and Zia Abbas}, title = {A Compact, Power Efficient, Self-Adaptive and {PVT} Invariant {CMOS} Relaxation Oscillator}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {1--6}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00011}, doi = {10.1109/ISVLSI49217.2020.00011}, timestamp = {Sat, 05 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KelamBA20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KeramidasAVJCZF20, author = {Georgios Keramidas and Christos P. Antonopoulos and Nikolaos S. Voros and Pekka J{\"{a}}{\"{a}}skel{\"{a}}inen and Marisa Catal{\'{a}}n Cid and Evangelia I. Zacharaki and Apostolos P. Fournaris and Aris S. Lalos}, title = {CPSoSaware: Cross-Layer Cognitive Optimization Tools {\&} Methods for the Lifecycle Support of Dependable CPSoS}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {470--475}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-12}, doi = {10.1109/ISVLSI49217.2020.00-12}, timestamp = {Thu, 14 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KeramidasAVJCZF20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KimL20, author = {Bokyung Kim and Hai Li}, title = {Leveraging 3D Vertical {RRAM} to Developing Neuromorphic Architecture for Pattern Classification}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {258--263}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00054}, doi = {10.1109/ISVLSI49217.2020.00054}, timestamp = {Tue, 28 Mar 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KimL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KiyawatMSI20, author = {Khyati Kiyawat and Yutaka Masuda and Jun Shiomi and Tohru Ishihara}, title = {Real-Time Minimum Energy Point Tracking Using a Predetermined Optimal Voltage Setting Strategy}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {415--421}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00082}, doi = {10.1109/ISVLSI49217.2020.00082}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KiyawatMSI20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KouloumprisTM20, author = {Andreas Kouloumpris and Theocharis Theocharides and Maria K. Michael}, title = {Cost-Effective Time-Redundancy Based Optimal Task Allocation for the Edge-Hub-Cloud Systems}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {368--373}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00074}, doi = {10.1109/ISVLSI49217.2020.00074}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KouloumprisTM20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KumarG20, author = {Rakesh Kumar and Bibhas Ghoshal}, title = {Classification and Workload Balancing of Multi-threaded Application on Embedded Platforms}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {568--573}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00087}, doi = {10.1109/ISVLSI49217.2020.00087}, timestamp = {Thu, 18 Aug 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KumarG20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KuruvilaKB20, author = {Abraham Peedikayil Kuruvila and Shamik Kundu and Kanad Basu}, title = {Analyzing the Efficiency of Machine Learning Classifiers in Hardware-Based Malware Detectors}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {452--457}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-15}, doi = {10.1109/ISVLSI49217.2020.00-15}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/KuruvilaKB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/KyrkouPKPLMT20, author = {Christos Kyrkou and Andreas Papachristodoulou and Andreas Kloukiniotis and Andreas Papandreou and Aris S. Lalos and Konstantinos Moustakas and Theocharis Theocharides}, title = {Towards Artificial-Intelligence-Based Cybersecurity for Robustifying Automated Driving Systems Against Camera Sensor Attacks}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {476--481}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-11}, doi = {10.1109/ISVLSI49217.2020.00-11}, timestamp = {Tue, 21 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/KyrkouPKPLMT20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/LeipnitzPPN20, author = {Marcos T. Leipnitz and Murilo R. Perleberg and Marcelo Schiavon Porto and Gabriel L. Nazar}, title = {Enhancing Real-Time Motion Estimation through Approximate High-Level Synthesis}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {30--35}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00016}, doi = {10.1109/ISVLSI49217.2020.00016}, timestamp = {Thu, 14 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/LeipnitzPPN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/LiLMSXSHH20, author = {Yaguang Li and Yishuang Lin and Meghna Madhusudan and Arvind K. Sharma and Wenbin Xu and Sachin S. Sapatnekar and Ramesh Harjani and Jiang Hu}, title = {Exploring a Machine Learning Approach to Performance Driven Analog {IC} Placement}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {24--29}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00015}, doi = {10.1109/ISVLSI49217.2020.00015}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/LiLMSXSHH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/MahmoudVACCH20, author = {Abdulqader Nael Mahmoud and Frederic Vanderveken and Christoph Adelmann and Florin Ciubotaru and Sorin Cotofana and Said Hamdioui}, title = {2-Output Spin Wave Programmable Logic Gate}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {60--65}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00021}, doi = {10.1109/ISVLSI49217.2020.00021}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/MahmoudVACCH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/MatsuoSIOSN20, author = {Ryosuke Matsuo and Jun Shiomi and Tohru Ishihara and Hidetoshi Onodera and Akihiko Shinya and Masaya Notomi}, title = {A Synthesis Method for Power-Efficient Integrated Optical Logic Circuits Towards Light Speed Processing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {488--493}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-9}, doi = {10.1109/ISVLSI49217.2020.000-9}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/MatsuoSIOSN20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Miller20, author = {Shaun Miller}, title = {Quantum Resource Counts for Operations Constructed from an Addition Circuit}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {141--146}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00035}, doi = {10.1109/ISVLSI49217.2020.00035}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/Miller20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/MondalSB20, author = {Manobendra Nath Mondal and Susmita Sur{-}Kolay and Bhargab B. Bhattacharya}, title = {Current Comparator-Based Reconfigurable Adder and Multiplier on Hybrid Memristive Crossbar}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {494--499}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-8}, doi = {10.1109/ISVLSI49217.2020.000-8}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/MondalSB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/NajibiHLZVA20, author = {Halima Najibi and Jorge Hunter and Alexandre Levisse and Marina Zapater and Miroslav Vasic and David Atienza}, title = {Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {18--23}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00014}, doi = {10.1109/ISVLSI49217.2020.00014}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/NajibiHLZVA20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/NamMMF20, author = {Seungseok Nam and Emil Mat{\'{u}}s and Sadia Moriam and Gerhard P. Fettweis}, title = {Path-Spreading Search Algorithm and {ASIP} Approach for Connection Allocation in TDM-NoCs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {102--107}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00028}, doi = {10.1109/ISVLSI49217.2020.00028}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/NamMMF20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/NayarBM20, author = {Raunaq Nayar and Padmanabhan Balasubramanian and Douglas L. Maskell}, title = {Hardware Optimized Approximate Adder with Normal Error Distribution}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {84--89}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00025}, doi = {10.1109/ISVLSI49217.2020.00025}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/NayarBM20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/NojehdehAA20, author = {Mohammadreza Esmali Nojehdeh and Levent Aksoy and Mustafa Altun}, title = {Efficient Hardware Implementation of Artificial Neural Networks Using Approximate Multiply-Accumulate Blocks}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {96--101}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00027}, doi = {10.1109/ISVLSI49217.2020.00027}, timestamp = {Tue, 29 Dec 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/NojehdehAA20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/NorollahKH20, author = {Amin Norollah and Zahra Kazemi and David H{\'{e}}ly}, title = {3D-Sorter: 3D Design of a Resource-Aware Hardware Sorter for Edge Computing Platforms Under Area and Energy Consumption Constraints}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {42--47}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00018}, doi = {10.1109/ISVLSI49217.2020.00018}, timestamp = {Sun, 25 Jul 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/NorollahKH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/OhNPH20, author = {Junseok Oh and Florian Neugebauer and Ilia Polian and John P. Hayes}, title = {Retraining and Regularization to Optimize Neural Networks for Stochastic Computing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {246--251}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00052}, doi = {10.1109/ISVLSI49217.2020.00052}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/OhNPH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/OlokodanaMK20, author = {Ibrahim L. Olokodana and Saraju P. Mohanty and Elias Kougianos}, title = {Distributed Kriging-Bootstrapped {DNN} Model for Fast, Accurate Seizure Detection from {EEG} Signals}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {264--269}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00055}, doi = {10.1109/ISVLSI49217.2020.00055}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/OlokodanaMK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/OttaviGT0BR20, author = {Gianmarco Ottavi and Angelo Garofalo and Giuseppe Tagliavini and Francesco Conti and Luca Benini and Davide Rossi}, title = {A Mixed-Precision {RISC-V} Processor for Extreme-Edge {DNN} Inference}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {512--517}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-5}, doi = {10.1109/ISVLSI49217.2020.000-5}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/OttaviGT0BR20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/OumarouPB20, author = {Oumarou Oumarou and Alexandru Paler and Robert Basmadjian}, title = {{QUANTIFY:} {A} Framework for Resource Analysis and Design Verification of Quantum Circuits}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {126--131}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00032}, doi = {10.1109/ISVLSI49217.2020.00032}, timestamp = {Mon, 05 Feb 2024 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/OumarouPB20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/PatilK20, author = {Vinay C. Patil and Sandip Kundu}, title = {On Leveraging Multi-threshold FinFETs for Design Obfuscation}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {108--113}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00029}, doi = {10.1109/ISVLSI49217.2020.00029}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/PatilK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/PaturelKS20, author = {Joseph Paturel and Angeliki Kritikakou and Olivier Sentieys}, title = {Fast Cross-Layer Vulnerability Analysis of Complex Hardware Designs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {328--333}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00067}, doi = {10.1109/ISVLSI49217.2020.00067}, timestamp = {Tue, 29 Dec 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/PaturelKS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/RabieeKEFFP20, author = {Farzane Rabiee and Mostafa Kajouyan and Newsha Estiri and Jordan Fluech and Mahdi Fazeli and Ahmad Patooghy}, title = {Enduring Non-Volatile {L1} Cache Using Low-Retention-Time {STTRAM} Cells}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {322--327}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00066}, doi = {10.1109/ISVLSI49217.2020.00066}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/RabieeKEFFP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/RamCDSMM20, author = {Saswat Kumar Ram and Shubham Chourasia and Banee Bandana Das and Ayas Kanta Swain and Kamalakanta Mahapatra and Saraju P. Mohanty}, title = {A Solar Based Power Module for Battery-Less IoT Sensors Towards Sustainable Smart Cities}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {458--463}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00-14}, doi = {10.1109/ISVLSI49217.2020.00-14}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/RamCDSMM20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/RautRV020, author = {Gopal Raut and Shubham Rai and Santosh Kumar Vishvakarma and Akash Kumar}, title = {A {CORDIC} Based Configurable Activation Function for {ANN} Applications}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {78--83}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00024}, doi = {10.1109/ISVLSI49217.2020.00024}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/RautRV020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ReinbrechtAHTFS20, author = {Cezar Reinbrecht and Abdullah Aljuffri and Said Hamdioui and Mottaqiallah Taouil and Bruno Forlin and Johanna Sep{\'{u}}lveda}, title = {Guard-NoC: {A} Protection Against Side-Channel Attacks for MPSoCs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {536--541}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-1}, doi = {10.1109/ISVLSI49217.2020.000-1}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ReinbrechtAHTFS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Richter020, author = {Bastian Richter and Amir Moradi}, title = {Lightweight Ciphers on a 65 nm {ASIC} {A} Comparative Study on Energy Consumption}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {530--535}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-2}, doi = {10.1109/ISVLSI49217.2020.000-2}, timestamp = {Mon, 10 May 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/Richter020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/RonchiniZFM20, author = {Margherita Ronchini and Milad Zamani and Hooman Farkhani and Farshad Moradi}, title = {Tunable Voltage-Mode Subthreshold {CMOS} Neuron}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {252--257}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00053}, doi = {10.1109/ISVLSI49217.2020.00053}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/RonchiniZFM20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SalehiD20, author = {Sayed Ahmad Salehi and Durjoy Deb Dhruba}, title = {Efficient Hardware Implementation of Discrete Wavelet Transform Based on Stochastic Computing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {422--427}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00083}, doi = {10.1109/ISVLSI49217.2020.00083}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SalehiD20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SallahS20, author = {Alhagie Sallah and Prabha Sundaravadivel}, title = {Tot-Mon: {A} Real-Time Internet of Things Based Affective Framework for Monitoring Infants}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {600--601}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00093}, doi = {10.1109/ISVLSI49217.2020.00093}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SallahS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SamantaS20, author = {Smrutilekha Samanta and Santanu Sarkar}, title = {A 1.8V 8-Bit 500 {MSPS} Segmented Current Steering {DAC} with {\textgreater}66 dB {SFDR}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {13--17}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00013}, doi = {10.1109/ISVLSI49217.2020.00013}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SamantaS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SarmaCBR20, author = {Jitumani Sarma and Shatadal Chatterjee and Rakesh Biswas and Sounak Roy}, title = {A Fast Transient Digitally Assisted Flash-Based Modular {LDO} for Sensor Nodes in {WBAN}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {363--367}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00073}, doi = {10.1109/ISVLSI49217.2020.00073}, timestamp = {Sat, 09 Apr 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SarmaCBR20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SayilLS20, author = {Selahattin Sayil and Subed Lamichhane and Kutay Sayil}, title = {Coupling Noise Mitigation using a Pass Transistor}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {358--362}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00072}, doi = {10.1109/ISVLSI49217.2020.00072}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SayilLS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ShalabiPGR20, author = {Ameer Shalabi and Kolin Paul and Tara Ghasempouri and Jaan Raik}, title = {{NV-SP:} {A} New High Performance and Low Energy NVM-Based Scratch Pad}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {54--59}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00020}, doi = {10.1109/ISVLSI49217.2020.00020}, timestamp = {Tue, 07 May 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ShalabiPGR20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ShangAMP20, author = {Liuting Shang and Muhammad Adil and Ramtin Madani and Chenyun Pan}, title = {Fast Linear Programming Optimization Using Crossbar-Based Analog Accelerator}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {276--281}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00057}, doi = {10.1109/ISVLSI49217.2020.00057}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ShangAMP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SimoglouSVS20, author = {Stavros Simoglou and Christos P. Sotiriou and Dimitris Valiantzas and Nikolaos Sketopoulos}, title = {{STA} for Mixed Cyclic, Acyclic Circuits}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {392--397}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00078}, doi = {10.1109/ISVLSI49217.2020.00078}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SimoglouSVS20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SketopoulosSP20, author = {Nikolaos Sketopoulos and Christos P. Sotiriou and Vasilis F. Pavlidis}, title = {Metal Stack and Partitioning Exploration for Monolithic 3D ICs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {398--403}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00079}, doi = {10.1109/ISVLSI49217.2020.00079}, timestamp = {Sun, 03 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SketopoulosSP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SuYPC20, author = {Tiankai Su and Atif Yasin and S{\'{e}}bastien Pillement and Maciej J. Ciesielski}, title = {Formal Verification of Constrained Arithmetic Circuits using Computer Algebraic Approach}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {386--391}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00077}, doi = {10.1109/ISVLSI49217.2020.00077}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SuYPC20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SumanK20, author = {Shashank Suman and Hemangee K. Kapoor}, title = {Reinforcement Learning Based Refresh Optimized Volatile {STT-RAM} Cache}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {222--227}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00048}, doi = {10.1109/ISVLSI49217.2020.00048}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SumanK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/SunSCML20, author = {Jianchi Sun and Nikhilesh Sharma and Jacob Chakareski and Nicholas Mastronarde and Yingjie Lao}, title = {Action Evaluation Hardware Accelerator for Next-Generation Real-Time Reinforcement Learning in Emerging IoT Systems}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {428--433}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00084}, doi = {10.1109/ISVLSI49217.2020.00084}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/SunSCML20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/TanWXL20, author = {Weihang Tan and Antian Wang and Yunhao Xu and Yingjie Lao}, title = {Area-Efficient Pipelined {VLSI} Architecture for Polar Decoder}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {352--357}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00071}, doi = {10.1109/ISVLSI49217.2020.00071}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/TanWXL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/TanimotoMKTHI20, author = {Teruo Tanimoto and Shuhei Matsuo and Satoshi Kawakami and Yutaka Tabuchi and Masao Hirokawa and Koji Inoue}, title = {How Many Trials Do We Need for Reliable {NISQ} Computing?}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {288--290}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00059}, doi = {10.1109/ISVLSI49217.2020.00059}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/TanimotoMKTHI20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/TanimotoMKTHI20a, author = {Teruo Tanimoto and Shuhei Matsuo and Satoshi Kawakami and Yutaka Tabuchi and Masao Hirokawa and Koji Inoue}, title = {Practical Error Modeling Toward Realistic {NISQ} Simulation}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {291--293}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00060}, doi = {10.1109/ISVLSI49217.2020.00060}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/TanimotoMKTHI20a.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/TarrafHKRO20, author = {Ahmad Tarraf and Lars Hedrich and Niklas Kochdumper and Malgorzata Rechmal{-}Lesse and Markus Olbrich}, title = {Equivalence Checking Methods for Analog Circuits Using Continuous Reachable Sets}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {7--12}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00012}, doi = {10.1109/ISVLSI49217.2020.00012}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/TarrafHKRO20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/TewariKP20, author = {Saurabh Tewari and Anshul Kumar and Kolin Paul}, title = {Bus Width Aware Off-Chip Memory Access Minimization for {CNN} Accelerators}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {240--245}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00051}, doi = {10.1109/ISVLSI49217.2020.00051}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/TewariKP20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/VertSL20, author = {Daniel Vert and Renaud Sirdey and St{\'{e}}phane Louise}, title = {Operational Quantum Annealers are Cursed by their Qubits Interconnection Topologies}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {282--287}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00058}, doi = {10.1109/ISVLSI49217.2020.00058}, timestamp = {Fri, 09 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/VertSL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/WalterD20, author = {Marcel Walter and Rolf Drechsler}, title = {Design Automation for Field-Coupled Nanotechnologies}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {176--181}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00040}, doi = {10.1109/ISVLSI49217.2020.00040}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/WalterD20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/WalterWTD20, author = {Marcel Walter and Robert Wille and Frank Sill Torres and Rolf Drechsler}, title = {Bail on Balancing: An Alternative Approach to the Physical Design of Field-Coupled Nanocomputing Circuits}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {66--71}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00022}, doi = {10.1109/ISVLSI49217.2020.00022}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/WalterWTD20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/WangCH20, author = {Yaohua Wang and Xiaowen Chen and Xiao Hu}, title = {Associative Thread Compaction for Efficient Control Flow Handling in GPGPUs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {228--233}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00049}, doi = {10.1109/ISVLSI49217.2020.00049}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/WangCH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/WangL20, author = {Boqian Wang and Zhonghai Lu}, title = {Supporting QoS in {AXI4} Based Communication Architecture}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {548--553}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00008}, doi = {10.1109/ISVLSI49217.2020.00008}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/WangL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/Wu0HW20, author = {Bo Wu and Jing Tian and Xiao Hu and Zhongfeng Wang}, title = {A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {334--339}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00068}, doi = {10.1109/ISVLSI49217.2020.00068}, timestamp = {Thu, 28 Mar 2024 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/Wu0HW20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/YangT20, author = {Wu Yang and Himanshu Thapliyal}, title = {Low-Power and Energy-Efficient Full Adders With Approximate Adiabatic Logic for Edge Computing}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {312--315}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00064}, doi = {10.1109/ISVLSI49217.2020.00064}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/YangT20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZahediMLWH20, author = {Mahdi Zahedi and Mahta Mayahinia and Muath Abu Lebdeh and Stephan Wong and Said Hamdioui}, title = {Efficient Organization of Digital Periphery to Support Integer Datatype for Memristor-Based {CIM}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {216--221}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00047}, doi = {10.1109/ISVLSI49217.2020.00047}, timestamp = {Mon, 03 Jan 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/ZahediMLWH20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZamanJK20, author = {Md. Adnan Zaman and Rajeev Joshi and Srinivas Katkoori}, title = {High Level Modeling of Memristive Crossbar Arrays}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {524--529}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-3}, doi = {10.1109/ISVLSI49217.2020.000-3}, timestamp = {Sun, 12 Nov 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/ZamanJK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZhangMHE20, author = {Baogang Zhang and M. G. Sarwar Murshed and Faraz Hussain and Rickard Ewetz}, title = {Fast Resilient-Aware Data Layout Organization for Resistive Computing Systems}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {72--77}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00023}, doi = {10.1109/ISVLSI49217.2020.00023}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ZhangMHE20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZhangQLQWLY20, author = {Yanming Zhang and Xu Qiu and Qin Li and Fei Qiao and Qi Wei and Li Luo and Huazhong Yang}, title = {Optimization and Evaluation of Energy-Efficient Mixed-Signal {MFCC} Feature Extraction Architecture}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {506--511}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.000-6}, doi = {10.1109/ISVLSI49217.2020.000-6}, timestamp = {Wed, 03 Feb 2021 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/ZhangQLQWLY20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZhangWMW20, author = {Hui Zhang and Wei Wu and Yufei Ma and Zhongfeng Wang}, title = {Efficient Hardware Post Processing of Anchor-Based Object Detection on {FPGA}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {580--585}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00089}, doi = {10.1109/ISVLSI49217.2020.00089}, timestamp = {Wed, 07 Jun 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ZhangWMW20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZhouLGL20, author = {Jun Zhou and Mengquan Li and Pengxing Guo and Weichen Liu}, title = {Mitigation of Tampering Attacks for MR-Based Thermal Sensing in Optical NoCs}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {554--559}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00009}, doi = {10.1109/ISVLSI49217.2020.00009}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ZhouLGL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZhuangL20, author = {Yongwen Zhuang and Dongmei Li}, title = {Real Time Bayer Raw Video Projective Transformation System Using {FPGA}}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {410--414}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00081}, doi = {10.1109/ISVLSI49217.2020.00081}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/ZhuangL20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/isvlsi/ZografopoulosK20, author = {Ioannis Zografopoulos and Charalambos Konstantinou}, title = {DERauth: {A} Battery-Based Authentication Scheme for Distributed Energy Resources}, booktitle = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, pages = {560--567}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/ISVLSI49217.2020.00086}, doi = {10.1109/ISVLSI49217.2020.00086}, timestamp = {Sun, 12 Nov 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/isvlsi/ZografopoulosK20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@proceedings{DBLP:conf/isvlsi/2020, title = {2020 {IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2020, Limassol, Cyprus, July 6-8, 2020}, publisher = {{IEEE}}, year = {2020}, url = {https://ieeexplore.ieee.org/xpl/conhome/9145512/proceeding}, isbn = {978-1-7281-5775-7}, timestamp = {Wed, 12 Aug 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/isvlsi/2020.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.