![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
Search dblp for Publications
export results for "toc:db/conf/ersa/ersa2005.bht:"
@inproceedings{DBLP:conf/ersa/AkogluP05, author = {Ali Akoglu and Sethuraman Panchanathan}, editor = {Toomas P. Plaks}, title = {Application Specific Reconfigurable Architecture Design}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {247--250}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 13:12:06 +0100}, biburl = {https://dblp.org/rec/conf/ersa/AkogluP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/AndriamisainaDJP05, author = {Caaliph Andriamisaina and Catherine Dezan and Christophe J{\'{e}}go and Bernard Pottier}, editor = {Toomas P. Plaks}, title = {Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {263--266}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/AndriamisainaDJP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Bouldin05, author = {Donald W. Bouldin}, editor = {Toomas P. Plaks}, title = {Enabling Killer Applications of Reconfigurable Systems: {ERSA} Keynote and Introduction}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {7--16}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Fri, 05 Jan 2007 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Bouldin05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/ChangWDB05, author = {Chen Chang and John Wawrzynek and Pierre{-}Yves Droz and Robert W. Brodersen}, editor = {Toomas P. Plaks}, title = {The Design And Application Of {A} High-End Reconfigurable Computing System}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {129--136}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/ChangWDB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Colwell05, author = {Robert P. Colwell}, editor = {Toomas P. Plaks}, title = {Where Intel's Microprocessor Architecture is Going}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {3--6}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Colwell05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/DeVilleTG05, author = {Ryan A. DeVille and Ian A. Troxel and Alan D. George}, editor = {Toomas P. Plaks}, title = {Performance Monitoring for Run-time Management of Reconfigurable Devices}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {175--181}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/DeVilleTG05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/EjniouiD05, author = {Abdel Ejnioui and Ronald F. DeMara}, editor = {Toomas P. Plaks}, title = {Area Reclamation Strategies and Metrics for SRAM-Based Reconfigurable Devices}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {196--202}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/EjniouiD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/GentileSSVVV05, author = {Antonio Gentile and Salvatore Segreto and Filippo Sorbello and Giorgio Vassallo and Salvatore Vitabile and Vincenzo Vullo}, editor = {Toomas P. Plaks}, title = {CliffoSor, an Innovative FPGA-based Architecture for Geometric Algebra}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {211--217}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/GentileSSVVV05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/GongMWKS05, author = {Wenrui Gong and Yan Meng and Gang Wang and Ryan Kastner and Timothy Sherwood}, editor = {Toomas P. Plaks}, title = {Data Partitioning and Optimizations for Reconfigurable Architectures}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {239--242}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 14 Sep 2017 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/GongMWKS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Guccione05, author = {Steven A. Guccione}, editor = {Toomas P. Plaks}, title = {Microprocessors: The New {LUT}}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {26--25}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Guccione05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/GuoHS05, author = {Yuanqing Guo and Cornelis Hoede and Gerard J. M. Smit}, editor = {Toomas P. Plaks}, title = {A Multi-Pattern Scheduling Algorithm}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {276}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/GuoHS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/HannigT05, author = {Frank Hannig and J{\"{u}}rgen Teich}, editor = {Toomas P. Plaks}, title = {Output Serialization for FPGA-based and Coarse-grained Processor Arrays}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {78--84}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/HannigT05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/HeZL05, author = {Chuan He and Wei Zhao and Mi Lu}, editor = {Toomas P. Plaks}, title = {FPGA-Based High-Order Finite Difference Algorithm for 2D Acoustic Wave Propagation Problems}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {267--273}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Wed, 20 Apr 2016 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/HeZL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/IhmorD05, author = {Stefan Ihmor and Florian Dittmann}, editor = {Toomas P. Plaks}, title = {Optimizing Interface Implementation Costs Using Runtime Reconfigurable Systems}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {85--91}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Fri, 09 Jan 2015 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/IhmorD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/JarvinenTS05, author = {Kimmo U. J{\"{a}}rvinen and Matti Tommiska and Jorma Skytt{\"{a}}}, editor = {Toomas P. Plaks}, title = {A Compact {MD5} and {SHA-1} Co-Implementation Utilizing Algorithm Similarities}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {48--54}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/JarvinenTS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/JungK05, author = {Sungjoon Jung and Tag Gon Kim}, editor = {Toomas P. Plaks}, title = {An Operation and Interconnection Sharing Algorithm for Partially Reconfigurable Architectures}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {163--174}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/JungK05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/KentYRR05, author = {Kenneth B. Kent and Zhao Yong and Jacqueline E. Rice and Troy Ronda}, editor = {Toomas P. Plaks}, title = {Instance-Specific Versus Parameter-Specific Circuit Generation}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {243--246}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/KentYRR05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/KimKPK05, author = {Youngsoo Kim and Dongsoo Kim and Daesun Park and Sungjo Kim}, editor = {Toomas P. Plaks}, title = {A Non-LIinear Function Generator Using {BRM}}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {261--262}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/KimKPK05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/KrastevaJTR05, author = {Yana Esteves Krasteva and Ana B. Jimeno and Eduardo de la Torre and Teresa Riesgo}, editor = {Toomas P. Plaks}, title = {Flexible Core Reallocation for Virtex {II} Structures}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {189--195}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/KrastevaJTR05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/LiangVSB05, author = {Xuejun Liang and Jeffrey S. Vetter and Melissa C. Smith and Arthur S. Bland}, editor = {Toomas P. Plaks}, title = {Balancing {FPGA} Resource Utilities}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {156--162}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/LiangVSB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/LiuPK05, author = {Shaoyu Liu and Gregory D. Peterson and Seong G. Kong}, editor = {Toomas P. Plaks}, title = {A Hardware Implementation of a Dynamically Adjustable Block-based Neural Network}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {203--210}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Sat, 19 Apr 2014 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/LiuPK05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/LukYSBLD05, author = {Wayne Luk and Sherif Yusuf and Morris Sloman and Geoffrey Brown and Emil C. Lupu and Naranker Dulay}, editor = {Toomas P. Plaks}, title = {A Combined Hardware-Software Architecture for Network Flow}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {149--155}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/LukYSBLD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/MaH05, author = {Jing Ma and Xinming Huang}, editor = {Toomas P. Plaks}, title = {A SoPC Architecture of {MIMO} Sphere Decoder for Mobile Communications}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {41--47}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 31 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/MaH05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Maydan05, author = {Dror E. Maydan}, editor = {Toomas P. Plaks}, title = {Configurable Processors and the Evolution of System-on-Chip Design}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {37}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Maydan05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/MelisTWLCM05, author = {Wim J. C. Melis and Kieron Turkington and Alexander Whitton and Wayne Luk and Peter Y. K. Cheung and Paul Metzgen}, editor = {Toomas P. Plaks}, title = {Cell Based Motion Estimators for Reconfigurable Platforms}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {218--224}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/MelisTWLCM05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/NakaiNYW05, author = {Nobuo Nakai and Masaki Nakanishi and Shigeru Yamashita and Katsumasa Watanabe}, editor = {Toomas P. Plaks}, title = {Reconfigurable 1-Bit Processor Array with Reduced Wirng Area}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {225--234}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/NakaiNYW05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/NareJ05, author = {Otsebele E. Nare and Charles T. Johnson{-}Bey}, editor = {Toomas P. Plaks}, title = {A Reconfigurable Antialiasing Filter Design Using Multi-Abstraction Design Exploration Approach}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {235--238}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/NareJ05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/OuP05, author = {Jingzhao Ou and Viktor K. Prasanna}, editor = {Toomas P. Plaks}, title = {Rapid Arithmetic Level Simulation Based Energy Estimation for Hardware/Software Co-Design Using FPGAs}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {55--61}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/OuP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/PanNW05, author = {Zexin Pan and Juanjo Noguera and B. Earl Wells}, editor = {Toomas P. Plaks}, title = {Improved Microarchitecture Support for Dynamic Task Scheduling on Reconfigurable Architectures}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {182--188}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/PanNW05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/PorwalP05, author = {Janak Porwal and Sachin B. Patkar}, editor = {Toomas P. Plaks}, title = {Algorithms For Scheduling Of Data Transfer Across FPGAs In {A} Grid}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {255--260}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 29 Sep 2015 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/PorwalP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/RajopadhyeP05, author = {Sanjay V. Rajopadhye and Kolin Paul}, editor = {Toomas P. Plaks}, title = {A 1.5-D Architecture for Back-Propagation Training}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {112--118}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/RajopadhyeP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/RauwerdaSB05, author = {Gerard K. Rauwerda and Gerard J. M. Smit and Werner Brugger}, editor = {Toomas P. Plaks}, title = {Implementing an Adaptive Viterbi Algorithm in Coarse-Grained Reconfigurable Hardware}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {62--70}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/RauwerdaSB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Rupp05, author = {Charl{\'{e}} R. Rupp}, editor = {Toomas P. Plaks}, title = {Reconfigurable Instruction Set Computing for Embedded Processing}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {36}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Rupp05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/ScrofanoGP05, author = {Ronald Scrofano and Gokul Govindu and Viktor K. Prasanna}, editor = {Toomas P. Plaks}, title = {A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {137--148}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 01 Jan 2008 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/ScrofanoGP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/ScrofanoZP05, author = {Ronald Scrofano and Ling Zhuo and Viktor K. Prasanna}, editor = {Toomas P. Plaks}, title = {Area-Efficient Evaluation of a Class of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {119--128}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/ScrofanoZP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/SmitR05, author = {Gerard J. M. Smit and Gerard K. Rauwerda}, editor = {Toomas P. Plaks}, title = {Reconfigurable Architectures for Adaptable Mobile Systems}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {17--25}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/SmitR05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Sullivan05, author = {Chris Sullivan}, editor = {Toomas P. Plaks}, title = {What's the Future of C-Based Programmable SoC design?}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {38--40}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/Sullivan05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/TanD05, author = {Heng Tan and Ronald F. DeMara}, editor = {Toomas P. Plaks}, title = {A Device-Controlled Dynamic Configuration Framework Supporting Heterogeneous Resource Management}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {251--254}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Wed, 24 May 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/TanD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/ThurmonMPCSSS05, author = {Brandon Thurmon and James M. McCollum and Gregory D. Peterson and Chris D. Cox and Nagiza F. Samatova and Gary S. Sayler and Michael L. Simpson}, editor = {Toomas P. Plaks}, title = {Accelerating Exact Stochastic Simulation Using Reconfigurable Computing}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {105--111}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 25 Jul 2017 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/ThurmonMPCSSS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/VeenFMABHT05, author = {Jan van der Veen and S{\'{a}}ndor P. Fekete and Mateusz Majer and Ali Ahmadinia and Christophe Bobda and Frank Hannig and J{\"{u}}rgen Teich}, editor = {Toomas P. Plaks}, title = {Defragmenting the Module Layout of a Partially Reconfigurable Device}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {92--104}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 15 May 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/VeenFMABHT05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/WangJS05, author = {Fei Wang and Jack S. N. Jean and Shuxia Sun}, editor = {Toomas P. Plaks}, title = {Aspect Ratio Effects on Reconfigurable Computing}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {71--77}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 13 Feb 2012 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/WangJS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/Zain-ul-AbdinS05, author = {Zain{-}ul{-}Abdin and Bertil Svensson}, editor = {Toomas P. Plaks}, title = {Compiling Stream-Language Applications to a Reconfigurable Array Processor}, booktitle = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {274--275}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Fri, 22 Jun 2007 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/ersa/Zain-ul-AbdinS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@proceedings{DBLP:conf/ersa/2005, editor = {Toomas P. Plaks}, title = {Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, {ERSA} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, publisher = {{CSREA} Press}, year = {2005}, isbn = {1-932415-74-2}, timestamp = {Tue, 07 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ersa/2005.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.