default search action
Search dblp for Publications
export results for "toc:db/conf/cdes/cdes2005.bht:"
@inproceedings{DBLP:conf/cdes/Al-AsaadVR05, author = {Hussain Al{-}Asaad and Ganesh Valliappan and Lourdes Ramirez}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {A Novel Functional Testing and Verification Technique for Logic Circuits}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {129--135}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 13:39:57 +0100}, biburl = {https://dblp.org/rec/conf/cdes/Al-AsaadVR05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/Al-AssadiCB05, author = {Waleed K. Al{-}Assadi and Pavankumar Chandrasekhar and Bonita Bhaskaran}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Fault Modeling and Testability of {CMOS} Domino Circuits}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {21--27}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 30 Jan 2014 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/Al-AssadiCB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/Al-AssadiD05, author = {Waleed Al{-}Assadi and Thomas Dick}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Design for Test Methodology for the {IBM} PowerPC 440 Embedded Core}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {109--114}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/Al-AssadiD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/AlghazoB05, author = {Jaafar Alghazo and Nazeih Botros}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Modeling and Synthesis of a Modified Floating Point Fused Multiply-Add {(FMA)} Arithmetic Unit Using {VHDL} and FPGAs}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {136--142}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/AlghazoB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ArteagaA05, author = {Hector Arteaga and Hussain Al{-}Asaad}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {On Increasing the Observability of Modern Microprocessors}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {91--96}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/ArteagaA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/BhaskaranSAS05, author = {Bonita Bhaskaran and Venkat Satagopan and Waleed K. Al{-}Assadi and Scott C. Smith}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Implementation of Design For Test for Asynchronous {NCL} Designs}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {78--84}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 30 Jan 2014 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/BhaskaranSAS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/BhaskaranSS05, author = {Bonita Bhaskaran and Venkat Satagopan and Scott C. Smith}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {High-Speed Energy Estimation for Delay-Insensitive Circuits}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {35--41}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Sat, 26 Jan 2008 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/BhaskaranSS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/BlumMD05, author = {Daniel R. Blum and Mitchell J. Myjak and Jos{\'{e}} G. Delgado{-}Frias}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Enhanced Fault-Tolerant Data Latches for Deep Submicron {CMOS}}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {28--34}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 22 Aug 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/BlumMD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/BougaevMW05, author = {Anton Bougaev and Brian Mariner and Joshua Walter}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Estimation of Architectural Vulnerability Factors for Discrimination of Single Event Upsets in Cache Memory}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {11--20}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/BougaevMW05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/BunimovS05, author = {Viktor Bunimov and Manfred Schimmler}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Completely Redundant Modular Exponentiation by Operand Changing}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {224--232}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/BunimovS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ChiaoWSCL05, author = {Wei{-}Hao Chiao and Tsung{-}Hsi Weng and Jean Jyh{-}Jiun Shann and Chung{-}Ping Chung and Jimmy Lu}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Low-Power Data Address Bus Encoding Method}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {204--210}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/ChiaoWSCL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ChoT05, author = {Hsun{-}Jung Cho and Ming{-}Te Tseng}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {A System-on-Chip Approach to Intelligent Traffic Signal Control}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {253}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/ChoT05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/GrossS05, author = {Kenny C. Gross and Eugenio Schuster}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Spectral Decomposition and Reconstruction of Telemetry Signals from Enterprise Computing Systems}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {240--246}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/GrossS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/HuCSCC05, author = {Yau{-}Chong Hu and Wei{-}Hau Chiao and Jean Jyh{-}Jiun Shann and Chung{-}Ping Chung and Wen{-}Feng Chen}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Low-Power Branch Prediction}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {211--217}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/HuCSCC05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/HyunHS05, author = {Eugin Hyun and Kyo{-}Yong Han and Kwang{-}Su Seong}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Design of {PCI} 2.2 Target Controller to Support Prefetch Request}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {49--58}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/HyunHS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/HyunS05, author = {Eugin Hyun and Kwang{-}Su Seong}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Design and Verification of {I/O} Controller for Future Communication System}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {71--77}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/HyunS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/Ivanov05, author = {Lubomir Ivanov}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Modeling and Verification of a Distributed Transmission Protocol}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {64--70}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/Ivanov05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/KimP05, author = {Jinwoo Kim and Kiran Puttaswamy}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Possibility and Limitation of a Hardware-Assisted Data Prefetching Framework Using Off-Line Training of Markovian Predictors}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {153--158}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/KimP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/LiuD05, author = {Jin Liu and Jos{\'{e}} G. Delgado{-}Frias}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {{DAMQ} Self-Compacting Buffer Schemes for Systems with Network-On-Chip}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {97--103}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 22 Aug 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/LiuD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/LuoHJ05, author = {Chung{-}Chin Luo and Yuan{-}Shin Hwang and Gene Eu Jan}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Minimal Steiner Trees in {X} Architecture with Obstacles}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {198--203}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/LuoHJ05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/MyjakD05, author = {Mitchell J. Myjak and Jos{\'{e}} G. Delgado{-}Frias}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {A Symmetric Differential Clock Generator for Bit-Serial Hardware}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {159--164}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 22 Aug 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/MyjakD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/NowrouzezahraiDB05, author = {Derek Nowrouzezahrai and Brian Decker and William Bishop}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {High-Performance Double-Precision Cosine Generation}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {42--48}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/NowrouzezahraiDB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/PittmanE05, author = {Daniel Pittman and Dennis Edwards}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Space and Time Efficient Lottery Scheduling}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {185--190}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/PittmanE05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/SatoSN05, author = {Yukinori Sato and Ken{-}ichi Suzuki and Tadao Nakamura}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {An Operand Status Based Instruction Steering Scheme for Clustered Architectures}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {168--174}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/SatoSN05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/SinghS05, author = {Anshul Singh and Scott C. Smith}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Using a {VHDL} Testbench for Transistor-Level Simulation and Energy Calculation}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {115--121}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Sat, 26 Jan 2008 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/SinghS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/TatapudiD05, author = {Suryanarayana Tatapudi and Jos{\'{e}} G. Delgado{-}Frias}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {A Pipelined Multiplier Using {A} Hybrid Wave-Pipelining Scheme}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {191--197}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 22 Aug 2006 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/TatapudiD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ThapliyalSA05, author = {Himanshu Thapliyal and M. B. Srinivas and Hamid R. Arabnia}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Design for {A} Fast And Low Power 2's Complement Multiplier}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {165--167}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/ThapliyalSA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ThapliyalSRA05, author = {Himanshu Thapliyal and M. B. Srinivas and Rameshwar Rao and Hamid R. Arabnia}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Verilog Coding Style for Efficient Synthesis In {FPGA}}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {85--90}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 10 May 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/ThapliyalSRA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/Uhl05, author = {Martin Uhl}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {On Operating System Basic Building Blocks}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {175--184}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/Uhl05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/UsyninH05, author = {Alexander Usynin and J. Wesley Hines}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Use of Kernel (Regression) Based Methods for Sensor Validation}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {233--239}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Tue, 21 Apr 2015 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/UsyninH05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/VaidyanathanG05, author = {Kalyan Vaidyanathan and Kenny C. Gross}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Monte Carlo Simulation For Optimized Sensitivity of Online Proactive Fault Monitoring Schemes}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {247--252}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 05 May 2008 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/VaidyanathanG05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/VijayaraghavanKS05, author = {Arun Vijayaraghavan and M. Kannan and R. Seshasayanan}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Simulation Analysis of Low Power Synchronous Token Ring Based {VLIW} processor under {GALS} Multi-processor technology with improved efficiency}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {143--152}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/VijayaraghavanKS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/VlaeminckSMTDD05, author = {Koert Vlaeminck and Tim Stevens and Wim Van de Meerssche and Filip De Turck and Bart Dhoedt and Piet Demeester}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Implementation of Network Systems Using Network Processor Technology: Performance Evaluation}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {59--63}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/VlaeminckSMTDD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/WhisnantGL05, author = {Keith Whisnant and Kenny C. Gross and Natasha Lingurovska}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Proactive Fault Monitoring in Enterprise Servers}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {3--10}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 05 May 2008 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/WhisnantGL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/YangRLKK05, author = {Yil Suk Yang and Tae Moon Roh and Dae Woo Lee and Woo Hyun Kwon and Jongdae Kim}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {On-Chip Split Shared Data Bus Architecture for SoC}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {104--108}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/YangRLKK05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/YuanD05, author = {Jiann{-}Shiun Yuan and Jia Di}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Dynamic Active-bit Detection and Operands Exchange for Designing Energy-aware Asynchronous Multipliers}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {218--223}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Thu, 08 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/YuanD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cdes/ZierNL05, author = {David A. Zier and Jarrod A. Nelson and Ben Lee}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {NetSin: An Object-Oriented Architectural Simulator Suite}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {122--128}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 18 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/cdes/ZierNL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@proceedings{DBLP:conf/cdes/2005, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, publisher = {{CSREA} Press}, year = {2005}, isbn = {1-932415-54-8}, timestamp = {Thu, 02 Feb 2006 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/cdes/2005.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.