Search dblp for Publications

• > Home > Search

@inproceedings{DBLP:conf/sc/CebrianNM12,
  author       = {Juan M. Cebrian and
                  Lasse Natvig and
                  Jan Christian Meyer},
  title        = {Improving Energy Efficiency through Parallelization and Vectorization
                  on Intel Core i5 and i7 Processors},
  booktitle    = {2012 {SC} Companion: High Performance Computing, Networking Storage
                  and Analysis, Salt Lake City, UT, USA, November 10-16, 2012},
  pages        = {675--684},
  publisher    = {{IEEE} Computer Society},
  year         = {2012},
  url          = {https://doi.org/10.1109/SC.Companion.2012.93},
  doi          = {10.1109/SC.COMPANION.2012.93},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/sc/CebrianNM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/hotchips/Lempel11,
  author       = {Oded Lempel},
  title        = {2nd Generation Intel{\textregistered} Core Processor Family: Intel{\textregistered}
                  Core i7, i5 and i3},
  booktitle    = {2011 {IEEE} Hot Chips 23 Symposium (HCS), Stanford, CA, USA, August
                  17-19, 2011},
  pages        = {1--48},
  publisher    = {{IEEE}},
  year         = {2011},
  url          = {https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477509},
  doi          = {10.1109/HOTCHIPS.2011.7477509},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/hotchips/Lempel11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/padl/Kaivola11,
  author       = {Roope Kaivola},
  editor       = {Ricardo Rocha and
                  John Launchbury},
  title        = {Intel Core\({}^{\mbox{TM}}\) i7 Processor Execution Engine Validation
                  in a Functional Language Based Formal Framework},
  booktitle    = {Practical Aspects of Declarative Languages - 13th International Symposium,
                  {PADL} 2011, Austin, TX, USA, January 24-25, 2011. Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {6539},
  pages        = {1},
  publisher    = {Springer},
  year         = {2011},
  url          = {https://doi.org/10.1007/978-3-642-18378-2\_1},
  doi          = {10.1007/978-3-642-18378-2\_1},
  timestamp    = {Tue, 14 May 2019 10:00:42 +0200},
  biburl       = {https://dblp.org/rec/conf/padl/Kaivola11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/cav/KaivolaGNTWPSTFRN09,
  author       = {Roope Kaivola and
                  Rajnish Ghughal and
                  Naren Narasimhan and
                  Amber Telfer and
                  Jesse Whittemore and
                  Sudhindra Pandav and
                  Anna Slobodov{\'{a}} and
                  Christopher Taylor and
                  Vladimir A. Frolov and
                  Erik Reeber and
                  Armaghan Naik},
  editor       = {Ahmed Bouajjani and
                  Oded Maler},
  title        = {Replacing Testing with Formal Verification in Intel CoreTM i7 Processor
                  Execution Engine Validation},
  booktitle    = {Computer Aided Verification, 21st International Conference, {CAV}
                  2009, Grenoble, France, June 26 - July 2, 2009. Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {5643},
  pages        = {414--429},
  publisher    = {Springer},
  year         = {2009},
  url          = {https://doi.org/10.1007/978-3-642-02658-4\_32},
  doi          = {10.1007/978-3-642-02658-4\_32},
  timestamp    = {Tue, 14 May 2019 10:00:43 +0200},
  biburl       = {https://dblp.org/rec/conf/cav/KaivolaGNTWPSTFRN09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}