Search dblp for Publications

export results for "17.2 5.6Mb/mm2 1R1W 8T SRAM arrays operating down to 560mV utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14nm FinFET CMOS technology"

 download as .bib file

@inproceedings{DBLP:conf/isscc/KeaneKKNGKZ16,
  author       = {John Keane and
                  Jaydeep Kulkarni and
                  Kyung{-}Hoae Koo and
                  Satyanand Nalam and
                  Zheng Guo and
                  Eric Karl and
                  Kevin Zhang},
  title        = {17.2 5.6Mb/mm2 1R1W 8T {SRAM} arrays operating down to 560mV utilizing
                  small-signal sensing with charge-shared bitline and asymmetric sense
                  amplifier in 14nm FinFET {CMOS} technology},
  booktitle    = {2016 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2016, San Francisco, CA, USA, January 31 - February 4, 2016},
  pages        = {308--309},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/ISSCC.2016.7418030},
  doi          = {10.1109/ISSCC.2016.7418030},
  timestamp    = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/KeaneKKNGKZ16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.