Search dblp for Publications

export results for "toc:db/conf/vldb/adms2018.bht:"

 download as .bib file

@inproceedings{DBLP:conf/vldb/ArefyevaDPBS18,
  author    = {Iya Arefyeva and
               Gabriel Campero Durand and
               Marcus Pinnecke and
               David Broneske and
               Gunter Saake},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Low-Latency Transaction Execution on Graphics Processors: Dream or
               Reality?},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {16--21},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/low-latency.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/ArefyevaDPBS18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/AvniA18,
  author    = {Hillel Avni and
               Aharon Avitzur},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Hassium: Hardware Assisted Database Synchronization},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {51--62},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/ADMS18\_Hassium\_Camera.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/AvniA18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/AzimNA18,
  author    = {Tahir Azim and
               Azqa Nadeem and
               Anastasia Ailamaki},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Adaptive Cache Mode Selection for Queries over Raw Data},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {51--65},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/adms\_camera\_ready\_final\_paper\_5.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/AzimNA18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/LisaUHLN018,
  author    = {Nusrat Jahan Lisa and
               Annett Ungeth{\"{u}}m and
               Dirk Habich and
               Wolfgang Lehner and
               Tuan D. A. Nguyen and
               Akash Kumar},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Column Scan Acceleration in Hybrid {CPU-FPGA} Systems},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {22--33},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/habich\_adms2018.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/LisaUHLN018.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/RealS18,
  author    = {Lucas Villa Real and
               Bruno Silva},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Full Speed Ahead: 3D Spatial Database Acceleration with GPUs},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {11--15},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/2018-ADMS-GPU\_Accel.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/RealS18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/TheodorakisKPP18,
  author    = {Georgios Theodorakis and
               Alexandros Koliousis and
               Peter R. Pietzuch and
               Holger Pirk},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Hammer Slide: Work- and CPU-efficient Streaming Window Aggregation},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {34--41},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/SIMDWindowPaper\_ADMS\%2718.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/TheodorakisKPP18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/TomeGRRB18,
  author    = {Diego G. Tom{\'{e}} and
               Tim Gubner and
               Mark Raasveldt and
               Eyal Rozenberg and
               Peter A. Boncz},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Optimizing Group-By and Aggregation using {GPU-CPU} Co-Processing},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {1--10},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/tome\_groupby.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/TomeGRRB18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/vldb/TomeKAA18,
  author    = {Diego G. Tom{\'{e}} and
               Tiago Rodrigo Kepe and
               Marco A. Z. Alves and
               Eduardo Cunha de Almeida},
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {Near-Data Filters: Taking Another Brick from the Memory Wall},
  booktitle = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  pages     = {42--50},
  year      = {2018},
  url       = {http://www.adms-conf.org/2018-camera-ready/01\_adms\_camera\_ready.pdf},
  timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/vldb/TomeKAA18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@proceedings{DBLP:conf/vldb/2018adms,
  editor    = {Rajesh Bordawekar and
               Tirthankar Lahiri},
  title     = {International Workshop on Accelerating Analytics and Data Management
               Systems Using Modern Processor and Storage Architectures, ADMS@VLDB
               2018, Rio de Janeiro, Brazil, August 27, 2018},
  year      = {2018},
  timestamp = {Mon, 01 Oct 2018 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/conf/vldb/2018adms.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.