Stop the war!
Остановите войну!
for scientists:
default search action
Search dblp for Publications
export results for "toc:db/conf/fmcad/fmcad2019.bht:"
@inproceedings{DBLP:conf/fmcad/Akshay0CKRS19, author = {S. Akshay and Jatin Arora and Supratik Chakraborty and Shankara Narayanan Krishna and Divya Raghunathan and Shetal Shah}, editor = {Clark W. Barrett and Jin Yang}, title = {Knowledge Compilation for Boolean Functional Synthesis}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {161--169}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894266}, doi = {10.23919/FMCAD.2019.8894266}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/Akshay0CKRS19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/BarbosaRLT19, author = {Haniel Barbosa and Andrew Reynolds and Daniel Larraz and Cesare Tinelli}, editor = {Clark W. Barrett and Jin Yang}, title = {Extending enumerative function synthesis via SMT-driven classification}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {212--220}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894267}, doi = {10.23919/FMCAD.2019.8894267}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/BarbosaRLT19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/BartheEGGKM19, author = {Gilles Barthe and Renate Eilers and Pamina Georgiou and Bernhard Gleiss and Laura Kov{\'{a}}cs and Matteo Maffei}, editor = {Clark W. Barrett and Jin Yang}, title = {Verifying Relational Properties using Trace Logic}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {170--178}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894277}, doi = {10.23919/FMCAD.2019.8894277}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/BartheEGGKM19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/BergP19, author = {Freark I. van der Berg and Jaco van de Pol}, editor = {Clark W. Barrett and Jin Yang}, title = {Concurrent Chaining Hash Maps for Software Model Checking}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {46--54}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894279}, doi = {10.23919/FMCAD.2019.8894279}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/BergP19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/BerryhillV19, author = {Ryan Berryhill and Andreas G. Veneris}, editor = {Clark W. Barrett and Jin Yang}, title = {Chasing Minimal Inductive Validity Cores in Hardware Model Checking}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {19--27}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894268}, doi = {10.23919/FMCAD.2019.8894268}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/BerryhillV19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/BloemC0S19, author = {Roderick Bloem and Hana Chockler and Masoud Ebrahimi and Ofer Strichman}, editor = {Clark W. Barrett and Jin Yang}, title = {Synthesizing Reactive Systems Using Robustness and Recovery Specifications}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {147--151}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894276}, doi = {10.23919/FMCAD.2019.8894276}, timestamp = {Mon, 03 Jan 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/BloemC0S19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Dixon19, author = {Martin Dixon}, editor = {Clark W. Barrett and Jin Yang}, title = {An Increasing Need for Formality (Keynote)}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894255}, doi = {10.23919/FMCAD.2019.8894255}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Dixon19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/DurejaBIKR19, author = {Rohit Dureja and Jason Baumgartner and Alexander Ivrii and Robert Kanzelman and Kristin Y. Rozier}, editor = {Clark W. Barrett and Jin Yang}, title = {Boosting Verification Scalability via Structural Grouping and Semantic Partitioning of Properties}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1--9}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894265}, doi = {10.23919/FMCAD.2019.8894265}, timestamp = {Sat, 05 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/DurejaBIKR19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/DutraBS19, author = {Rafael Dutra and Jonathan Bachrach and Koushik Sen}, editor = {Clark W. Barrett and Jin Yang}, title = {{GUIDEDSAMPLER:} Coverage-guided Sampling of {SMT} Solutions}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {203--211}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894251}, doi = {10.23919/FMCAD.2019.8894251}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/DutraBS19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Ebnenasir19, author = {Ali Ebnenasir}, editor = {Clark W. Barrett and Jin Yang}, title = {Verification and Synthesis of Symmetric Uni-Rings for Leads-To Properties}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {78--86}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894272}, doi = {10.23919/FMCAD.2019.8894272}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Ebnenasir19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Fedyukovich19, author = {Grigory Fedyukovich}, editor = {Clark W. Barrett and Jin Yang}, title = {The {FMCAD} 2019 Student Forum}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894257}, doi = {10.23919/FMCAD.2019.8894257}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Fedyukovich19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/FrohnG19, author = {Florian Frohn and J{\"{u}}rgen Giesl}, editor = {Clark W. Barrett and Jin Yang}, title = {Proving Non-Termination via Loop Acceleration}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {221--230}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894271}, doi = {10.23919/FMCAD.2019.8894271}, timestamp = {Tue, 21 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/FrohnG19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/GajavellyBIKG19, author = {Raj Kumar Gajavelly and Jason Baumgartner and Alexander Ivrii and Robert L. Kanzelman and Shiladitya Ghosh}, editor = {Clark W. Barrett and Jin Yang}, title = {Input Elimination Transformations for Scalable Verification and Trace Reconstruction}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {10--18}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894294}, doi = {10.23919/FMCAD.2019.8894294}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/GajavellyBIKG19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Ge-ErnstSW19, author = {Aile Ge{-}Ernst and Christoph Scholl and Ralf Wimmer}, editor = {Clark W. Barrett and Jin Yang}, title = {Localizing Quantifiers for {DQBF}}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {184--192}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894269}, doi = {10.23919/FMCAD.2019.8894269}, timestamp = {Tue, 02 Aug 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/Ge-ErnstSW19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/GeierH0F19, author = {Gideon Geier and Philippe Heim and Felix Klein and Bernd Finkbeiner}, editor = {Clark W. Barrett and Jin Yang}, title = {Syntroids: Synthesizing a Game for FPGAs using Temporal Logic Specifications}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {138--146}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894261}, doi = {10.23919/FMCAD.2019.8894261}, timestamp = {Thu, 23 Jun 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/GeierH0F19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Greenstreet19, author = {Mark R. Greenstreet}, editor = {Clark W. Barrett and Jin Yang}, title = {Integrating {SMT} with Theorem Proving for Verification of Analog and Mixed-Signal Circuits (Invited Tutorial)}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894278}, doi = {10.23919/FMCAD.2019.8894278}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Greenstreet19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/KalimPMMGM19, author = {Faria Kalim and Karl Palmskog and Jayasi Mehar and Adithya Murali and Indranil Gupta and P. Madhusudan}, editor = {Clark W. Barrett and Jin Yang}, title = {Kaizen: Building a Performant Blockchain System Verified for Consensus and Integrity}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {96--104}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894248}, doi = {10.23919/FMCAD.2019.8894248}, timestamp = {Sat, 09 Apr 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/KalimPMMGM19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/KaufmannBK19, author = {Daniela Kaufmann and Armin Biere and Manuel Kauers}, editor = {Clark W. Barrett and Jin Yang}, title = {Verifying Large Multipliers by Combining {SAT} and Computer Algebra}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {28--36}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894250}, doi = {10.23919/FMCAD.2019.8894250}, timestamp = {Mon, 26 Jun 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/KaufmannBK19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/KuderskiNG19, author = {Jakub Kuderski and Jorge A. Navas and Arie Gurfinkel}, editor = {Clark W. Barrett and Jin Yang}, title = {Unification-based Pointer Analysis without Oversharing}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {37--45}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894275}, doi = {10.23919/FMCAD.2019.8894275}, timestamp = {Mon, 03 Jan 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/KuderskiNG19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/KullmannS19, author = {Oliver Kullmann and Ankit Shukla}, editor = {Clark W. Barrett and Jin Yang}, title = {Autarkies for {DQCNF}}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {179--183}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894263}, doi = {10.23919/FMCAD.2019.8894263}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/KullmannS19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/MordvinovF19, author = {Dmitry Mordvinov and Grigory Fedyukovich}, editor = {Clark W. Barrett and Jin Yang}, title = {Property Directed Inference of Relational Invariants}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {152--160}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894274}, doi = {10.23919/FMCAD.2019.8894274}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/MordvinovF19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/MuduliSR19, author = {Sujit Kumar Muduli and Pramod Subramanyan and Sayak Ray}, editor = {Clark W. Barrett and Jin Yang}, title = {Verification of Authenticated Firmware Loaders}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {110--119}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894262}, doi = {10.23919/FMCAD.2019.8894262}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/MuduliSR19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Nadel19, author = {Alexander Nadel}, editor = {Clark W. Barrett and Jin Yang}, title = {Anytime Weighted MaxSAT with Improved Polarity Selection and Bit-Vector Optimization}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {193--202}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894273}, doi = {10.23919/FMCAD.2019.8894273}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/Nadel19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/NarodytskaRGS19, author = {Nina Narodytska and Leonid Ryzhyk and Igor Ganichev and Soner Sevinc}, editor = {Clark W. Barrett and Jin Yang}, title = {BDD-Based Algorithms for Packet Classification}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {64--68}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894253}, doi = {10.23919/FMCAD.2019.8894253}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/NarodytskaRGS19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/NeiderM19, author = {Daniel Neider and Oliver Markgraf}, editor = {Clark W. Barrett and Jin Yang}, title = {Learning-Based Synthesis of Safety Controllers}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {120--128}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894254}, doi = {10.23919/FMCAD.2019.8894254}, timestamp = {Tue, 21 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/NeiderM19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/OglesAM19, author = {Benjamin Ogles and Peter Aldous and Eric Mercer}, editor = {Clark W. Barrett and Jin Yang}, title = {Proving Data Race Freedom in Task Parallel Programs Using a Weaker Partial Order}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {55--63}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894270}, doi = {10.23919/FMCAD.2019.8894270}, timestamp = {Sun, 25 Oct 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/OglesAM19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/PiccolboniGC19, author = {Luca Piccolboni and Giuseppe Di Guglielmo and Luca P. Carloni}, editor = {Clark W. Barrett and Jin Yang}, title = {{KAIROS:} Incremental Verification in High-Level Synthesis through Latency-Insensitive Design}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {105--109}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894295}, doi = {10.23919/FMCAD.2019.8894295}, timestamp = {Fri, 27 Dec 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/PiccolboniGC19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Polikarpova19, author = {Nadia Polikarpova}, editor = {Clark W. Barrett and Jin Yang}, title = {SuSLik: Synthesis of Safe Pointer-Manipulating Programs (Invited Tutorial)}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894256}, doi = {10.23919/FMCAD.2019.8894256}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Polikarpova19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Sadigh19, author = {Dorsa Sadigh}, editor = {Clark W. Barrett and Jin Yang}, title = {Safe and Interactive Autonomy: {A} Journey Starting from Formal Methods (Keynote)}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894247}, doi = {10.23919/FMCAD.2019.8894247}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Sadigh19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/SantosSN19, author = {Aellison Cassimiro T. dos Santos and Ben Schneider and Vivek Nigam}, editor = {Clark W. Barrett and Jin Yang}, title = {{TSNSCHED:} Automated Schedule Generation for Time Sensitive Networking}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {69--77}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894249}, doi = {10.23919/FMCAD.2019.8894249}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/SantosSN19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/TahatJGR19, author = {Amer Tahat and Sarang Joshi and Pronnoy Goswami and Binoy Ravindran}, editor = {Clark W. Barrett and Jin Yang}, title = {Scalable Translation Validation of Unverified Legacy {OS} Code}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {87--95}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894252}, doi = {10.23919/FMCAD.2019.8894252}, timestamp = {Tue, 29 Dec 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/TahatJGR19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/WuWDW19, author = {Meng Wu and Jingbo Wang and Jyotirmoy Deshmukh and Chao Wang}, editor = {Clark W. Barrett and Jin Yang}, title = {Shield Synthesis for Real: Enforcing Safety in Cyber-Physical Systems}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {129--137}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894264}, doi = {10.23919/FMCAD.2019.8894264}, timestamp = {Wed, 30 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/fmcad/WuWDW19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fmcad/Ziv19, author = {Avi Ziv}, editor = {Clark W. Barrett and Jin Yang}, title = {Challenges and Solutions in Post-Silicon Validation of High-end Processors (Invited Tutorial)}, booktitle = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, pages = {1}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.23919/FMCAD.2019.8894258}, doi = {10.23919/FMCAD.2019.8894258}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/Ziv19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@proceedings{DBLP:conf/fmcad/2019, editor = {Clark W. Barrett and Jin Yang}, title = {2019 Formal Methods in Computer Aided Design, {FMCAD} 2019, San Jose, CA, USA, October 22-25, 2019}, publisher = {{IEEE}}, year = {2019}, url = {https://ieeexplore.ieee.org/xpl/conhome/8891869/proceeding}, isbn = {978-0-9835678-9-9}, timestamp = {Thu, 14 Nov 2019 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/fmcad/2019.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.