Stop the war!
Остановите войну!
for scientists:
default search action
Search dblp for Publications
export results for "toc:db/journals/integration/integration78.bht:"
@article{DBLP:journals/integration/AgrawalM21, author = {Deepak Agrawal and Sudhanshu Maheshwari}, title = {Design and implementation of current mode circuit for digital modulation}, journal = {Integr.}, volume = {78}, pages = {118--123}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.02.002}, doi = {10.1016/J.VLSI.2021.02.002}, timestamp = {Thu, 29 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/AgrawalM21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/BabuK21, author = {M. Babu and G. A. Sathish Kumar}, title = {Design of novel {SMS4-BSK} encryption transmission system}, journal = {Integr.}, volume = {78}, pages = {60--69}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.01.003}, doi = {10.1016/J.VLSI.2021.01.003}, timestamp = {Mon, 28 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/BabuK21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/BhattacharjeeBM21, author = {Anirban Bhattacharjee and Chandan Bandyopadhyay and Angshu Mukherjee and Robert Wille and Rolf Drechsler and Hafizur Rahaman}, title = {An ant colony based mapping of quantum circuits to nearest neighbor architectures}, journal = {Integr.}, volume = {78}, pages = {11--24}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2020.12.002}, doi = {10.1016/J.VLSI.2020.12.002}, timestamp = {Sat, 30 Sep 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/BhattacharjeeBM21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/ChangelaZV21, author = {Ankur Changela and Mazad Zaveri and Deepak Verma}, title = {Mixed-radix, virtually scaling-free {CORDIC} algorithm based rotator for {DSP} applications}, journal = {Integr.}, volume = {78}, pages = {70--83}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.01.005}, doi = {10.1016/J.VLSI.2021.01.005}, timestamp = {Sun, 25 Jul 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/ChangelaZV21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/ChenMCLJ21, author = {Zhaohui Chen and Yuan Ma and Tianyu Chen and Jingqiang Lin and Jiwu Jing}, title = {High-performance area-efficient polynomial ring processor for CRYSTALS-Kyber on FPGAs}, journal = {Integr.}, volume = {78}, pages = {25--35}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2020.12.005}, doi = {10.1016/J.VLSI.2020.12.005}, timestamp = {Thu, 08 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/ChenMCLJ21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/El-MalehT21, author = {Aiman H. El{-}Maleh and Ghashmi H. Bin Talib}, title = {Time redundancy and gate sizing soft error-tolerant based adder design}, journal = {Integr.}, volume = {78}, pages = {49--59}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.01.001}, doi = {10.1016/J.VLSI.2021.01.001}, timestamp = {Thu, 14 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/El-MalehT21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/GunduK21, author = {Anil Kumar Gundu and Volkan Kursun}, title = {Novel low leakage and energy efficient dual-pullup/dual-pulldown repeater}, journal = {Integr.}, volume = {78}, pages = {110--117}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.02.001}, doi = {10.1016/J.VLSI.2021.02.001}, timestamp = {Sat, 09 Apr 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/GunduK21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/HanK21, author = {Changho Han and Taewhan Kim}, title = {Synthesis of representative critical path circuits considering {BEOL} variations for deep sub-micron circuits}, journal = {Integr.}, volume = {78}, pages = {1--10}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2020.12.003}, doi = {10.1016/J.VLSI.2020.12.003}, timestamp = {Thu, 08 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/HanK21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/KhatabOVA21, author = {Esraa Khatab and Ahmed Onsy and Martin R. Varley and Ahmed Abouelfarag}, title = {Vulnerable objects detection for autonomous driving: {A} review}, journal = {Integr.}, volume = {78}, pages = {36--48}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.01.002}, doi = {10.1016/J.VLSI.2021.01.002}, timestamp = {Wed, 07 Dec 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/integration/KhatabOVA21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/KunduGM0Y21, author = {Debraj Kundu and Jitendra Giri and Sataru Maruyama and Sudip Roy and Shigeru Yamashita}, title = {Fluid-to-cell assignment and fluid loading on programmable microfluidic devices for bioprotocol execution}, journal = {Integr.}, volume = {78}, pages = {95--109}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2020.12.004}, doi = {10.1016/J.VLSI.2020.12.004}, timestamp = {Thu, 29 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/KunduGM0Y21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/MohammadianTSH21, author = {Hamed Mohammadian and Mohammad Bagher Tavakoli and Farbod Setoudeh and Ashkan Horri}, title = {Introduction of a new technique for simultaneous reduction of the delay and leakage current in digital circuits}, journal = {Integr.}, volume = {78}, pages = {84--94}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.01.004}, doi = {10.1016/J.VLSI.2021.01.004}, timestamp = {Thu, 14 Oct 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/MohammadianTSH21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/RazzaqSY21, author = {Anas Razzaq and Sajjad Rostami Sani and Andy Gean Ye}, title = {Designing efficient {FPGA} tiles for power-constrained ultra-low-power applications}, journal = {Integr.}, volume = {78}, pages = {124--134}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.02.004}, doi = {10.1016/J.VLSI.2021.02.004}, timestamp = {Thu, 29 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/RazzaqSY21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/integration/ZhangZWWL21, author = {Yuejun Zhang and Haiming Zhang and Pengjun Wang and Qiufeng Wu and Gang Li}, title = {A 0.004{\%} resolution {\&} {SAT}}, journal = {Integr.}, volume = {78}, pages = {135--143}, year = {2021}, url = {https://doi.org/10.1016/j.vlsi.2021.02.003}, doi = {10.1016/J.VLSI.2021.02.003}, timestamp = {Thu, 29 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/integration/ZhangZWWL21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.