Search dblp for Publications

export results for "toc:db/conf/rtas/rtas2016.bht:"

 download as .bib file

@inproceedings{DBLP:conf/rtas/AbdallahJEF16,
  author       = {Laure Abdallah and
                  Mathieu Jan and
                  J{\'{e}}r{\^{o}}me Ermont and
                  Christian Fraboul},
  title        = {Poster Abstract: {I/O} Contention Aware Mapping of Multi-Criticalities
                  Real-Time Applications over Many-Core Architectures},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {55},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461348},
  doi          = {10.1109/RTAS.2016.7461348},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/AbdallahJEF16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/AgrawalFNUP16,
  author       = {Ankit Agrawal and
                  Gerhard Fohler and
                  Jan Nowotsch and
                  Sascha Uhrig and
                  Michael Paulitsch},
  title        = {Poster Abstract: Slot-Level Time-Triggered Scheduling on {COTS} Multicore
                  Platform with Resource Contentions},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {53},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461353},
  doi          = {10.1109/RTAS.2016.7461353},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/AgrawalFNUP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/AlhammadP16,
  author       = {Ahmed Alhammad and
                  Rodolfo Pellizzoni},
  title        = {Trading Cores for Memory Bandwidth in Real-Time Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {317--327},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461364},
  doi          = {10.1109/RTAS.2016.7461364},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/AlhammadP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/ApuzzoBB16,
  author       = {Vincenzo Apuzzo and
                  Alessandro Biondi and
                  Giorgio C. Buttazzo},
  title        = {OSEK-Like Kernel Support for Engine Control Applications under {EDF}
                  Scheduling},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {13--23},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461345},
  doi          = {10.1109/RTAS.2016.7461345},
  timestamp    = {Tue, 07 May 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/ApuzzoBB16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/BouakazFG16,
  author       = {Adnan Bouakaz and
                  Pascal Fradet and
                  Alain Girault},
  title        = {Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow
                  Graphs},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {199--208},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461360},
  doi          = {10.1109/RTAS.2016.7461360},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/BouakazFG16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/CC16,
  author       = {Carlos A. Rincon C. and
                  Albert M. K. Cheng},
  title        = {Poster Abstract: Preliminary Performance Evaluation of {HEF} Scheduling
                  Algorithm},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {59},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461351},
  doi          = {10.1109/RTAS.2016.7461351},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/CC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/ChuJM16,
  author       = {Duc{-}Hiep Chu and
                  Joxan Jaffar and
                  Rasool Maghareh},
  title        = {Precise Cache Timing Analysis via Symbolic Execution},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {293--304},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461358},
  doi          = {10.1109/RTAS.2016.7461358},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/ChuJM16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/FejozNSA16,
  author       = {Lo{\"{\i}}c Fejoz and
                  Nicolas Navet and
                  Sakthivel Manikandan Sundharam and
                  Sebastian Altmeyer},
  title        = {Demo Abstract: Applications of the {CPAL} Language to Model, Simulate
                  and Program Cyber-Physical Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {64},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461329},
  doi          = {10.1109/RTAS.2016.7461329},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/FejozNSA16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/GuesmiHJBB16,
  author       = {Hela Guesmi and
                  Belgacem Ben Hedia and
                  Mathieu Jan and
                  Simon Bliudze and
                  Saddek Bensalem},
  title        = {Poster Abstract: Towards Correct Transformation: From High-Level Models
                  to Time-Triggered Implementations},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {52},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461354},
  doi          = {10.1109/RTAS.2016.7461354},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/GuesmiHJBB16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/HamannZ0L16,
  author       = {Arne Hamann and
                  Dirk Ziegenbein and
                  Simon Kramer and
                  Martin Lukasiewycz},
  title        = {Demo Abstract: Demonstration of the {FMTV} 2016 Timing Verification
                  Challenge},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {65},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461330},
  doi          = {10.1109/RTAS.2016.7461330},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/HamannZ0L16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/HassanP16,
  author       = {Mohamed Hassan and
                  Hiren D. Patel},
  title        = {Criticality- and Requirement-Aware Bus Arbitration for Multi-Core
                  Mixed Criticality Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {73--83},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461327},
  doi          = {10.1109/RTAS.2016.7461327},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/HassanP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/HeniaRS16,
  author       = {Rafik Henia and
                  Laurent Rioux and
                  Nicolas Sordon},
  title        = {Demo Abstract: {TEMPO:} Integrating Scheduling Analysis in the Industrial
                  Design Practices},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {63},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461334},
  doi          = {10.1109/RTAS.2016.7461334},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/HeniaRS16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/HennigHMRLN16,
  author       = {Julien Hennig and
                  Hermann von Hasseln and
                  Hassan Mohammad and
                  Stefan Resmerita and
                  Stefan Lukesch and
                  Andreas Naderlinger},
  title        = {Poster Abstract: Towards Parallelizing Legacy Embedded Control Software
                  Using the {LET} Programming Paradigm},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {51},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461355},
  doi          = {10.1109/RTAS.2016.7461355},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/HennigHMRLN16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/JiangYLKGSS16,
  author       = {Yu Jiang and
                  Yixiao Yang and
                  Han Liu and
                  Hui Kong and
                  Ming Gu and
                  Jia{-}Guang Sun and
                  Lui Sha},
  title        = {From Stateflow Simulation to Verified Implementation: {A} Verification
                  Approach and {A} Real-Time Train Controller Design},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {231--241},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461337},
  doi          = {10.1109/RTAS.2016.7461337},
  timestamp    = {Sat, 07 Oct 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/JiangYLKGSS16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/KashifP16,
  author       = {Hany Kashif and
                  Hiren D. Patel},
  title        = {Buffer Space Allocation for Real-Time Priority-Aware Networks},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {255--266},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461324},
  doi          = {10.1109/RTAS.2016.7461324},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/KashifP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/KimWCFAS16,
  author       = {Namhoon Kim and
                  Bryan C. Ward and
                  Micaiah Chisholm and
                  Cheng{-}Yang Fu and
                  James H. Anderson and
                  F. Donelson Smith},
  title        = {Attacking the One-Out-Of-m Multicore Problem by Combining Hardware
                  Management with Mixed-Criticality Provisioning},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {149--160},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461323},
  doi          = {10.1109/RTAS.2016.7461323},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/KimWCFAS16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/KlikpoKM16,
  author       = {Enagnon C{\'{e}}dric Klikpo and
                  Jad Khatib and
                  Alix Munier Kordon},
  title        = {Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {209--218},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461343},
  doi          = {10.1109/RTAS.2016.7461343},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/KlikpoKM16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/KurtinHB16,
  author       = {Philip S. Kurtin and
                  Joost P. H. M. Hausmans and
                  Marco Jan Gerrit Bekooij},
  title        = {Combining Offsets with Precedence Constraints to Improve Temporal
                  Analysis of Cyclic Real-Time Streaming Applications},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {219--230},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461325},
  doi          = {10.1109/RTAS.2016.7461325},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/KurtinHB16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/KurunathanSKT16,
  author       = {Harrison Kurunathan and
                  Ricardo Severino and
                  Anis Koubaa and
                  Eduardo Tovar},
  title        = {Poster Abstract: Towards Worst-Case Bounds Analysis of the {IEEE}
                  802.15.4e},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {62},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461356},
  doi          = {10.1109/RTAS.2016.7461356},
  timestamp    = {Tue, 07 May 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/KurunathanSKT16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/LackorzynskiW16,
  author       = {Adam Lackorzynski and
                  Alexander Warg},
  title        = {Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel
                  Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {68},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461335},
  doi          = {10.1109/RTAS.2016.7461335},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/LackorzynskiW16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/LiALG16,
  author       = {Yonghui Li and
                  Benny Akesson and
                  Kai Lampka and
                  Kees Goossens},
  title        = {Modeling and Verification of Dynamic Command Scheduling for Real-Time
                  Memory Controllers},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {85--96},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461341},
  doi          = {10.1109/RTAS.2016.7461341},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/LiALG16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/LiFAAGL16,
  author       = {Jing Li and
                  David Ferry and
                  Shaurya Ahuja and
                  Kunal Agrawal and
                  Christopher D. Gill and
                  Chenyang Lu},
  title        = {Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {173--184},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461340},
  doi          = {10.1109/RTAS.2016.7461340},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/LiFAAGL16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/LvJZC16,
  author       = {Jiaming Lv and
                  Yu Jiang and
                  Xingliang Zou and
                  Albert M. K. Cheng},
  title        = {Poster Abstract: Using Linked List in Exact Schedulability Tests for
                  Fixed Priority Scheduling},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {60},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461357},
  doi          = {10.1109/RTAS.2016.7461357},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/LvJZC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/NarayanaHGTP16,
  author       = {Sujay Narayana and
                  Pengcheng Huang and
                  Georgia Giannopoulou and
                  Lothar Thiele and
                  R. Venkatesha Prasad},
  title        = {Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {135--146},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461336},
  doi          = {10.1109/RTAS.2016.7461336},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/NarayanaHGTP16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/NelissenCPT16,
  author       = {Geoffrey Nelissen and
                  Humberto Carvalho and
                  David Pereira and
                  Eduardo Tovar},
  title        = {Demo Abstract: Run-Time Monitoring Environments for Real-Time and
                  Safety Critical Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {67},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461333},
  doi          = {10.1109/RTAS.2016.7461333},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/NelissenCPT16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/PanicHQAC16,
  author       = {Milos Panic and
                  Carles Hern{\'{a}}ndez and
                  Eduardo Qui{\~{n}}ones and
                  Jaume Abella and
                  Francisco J. Cazorla},
  title        = {Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded
                  Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {267--278},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461342},
  doi          = {10.1109/RTAS.2016.7461342},
  timestamp    = {Fri, 14 Jul 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/PanicHQAC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/PattiMAB16,
  author       = {Gaetano Patti and
                  Giovanni Muscato and
                  Nunzio Abbate and
                  Lucia Lo Bello},
  title        = {Demo Abstract: {A} Real-Time Low Datarate Protocol for Cooperative
                  Mobile Robot Teams},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {70},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461328},
  doi          = {10.1109/RTAS.2016.7461328},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/PattiMAB16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/PellizzoniY16,
  author       = {Rodolfo Pellizzoni and
                  Heechul Yun},
  title        = {Memory Servers for Multicore Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {97--108},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461339},
  doi          = {10.1109/RTAS.2016.7461339},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/PellizzoniY16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/PerretMNPST16,
  author       = {Quentin Perret and
                  Pascal Maur{\`{e}}re and
                  Eric Noulard and
                  Claire Pagetti and
                  Pascal Sainrat and
                  Benoit Triquet},
  title        = {Temporal Isolation of Hard Real-Time Applications on Many-Core Processors},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {37--47},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461363},
  doi          = {10.1109/RTAS.2016.7461363},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/PerretMNPST16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/RashidNT16,
  author       = {Syed Aftab Rashid and
                  Geoffrey Nelissen and
                  Eduardo Tovar},
  title        = {Poster Abstract: Cache Persistence Aware Response Time Analysis for
                  Fixed Priority Preemptive Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {57},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461347},
  doi          = {10.1109/RTAS.2016.7461347},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/RashidNT16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/RoyZCGC16,
  author       = {Debayan Roy and
                  Licong Zhang and
                  Wanli Chang and
                  Dip Goswami and
                  Samarjit Chakraborty},
  title        = {Multi-Objective Co-Optimization of FlexRay-Based Distributed Control
                  Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {279--290},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461344},
  doi          = {10.1109/RTAS.2016.7461344},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/RoyZCGC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/SanatiC16,
  author       = {Behnaz Sanati and
                  Albert M. K. Cheng},
  title        = {Poster Abstract: Online Semi-Partitioned Multiprocessor Scheduling
                  of Soft Real-Time Periodic Tasks for QoS Optimization},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {61},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461350},
  doi          = {10.1109/RTAS.2016.7461350},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/SanatiC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/SchlatowE16,
  author       = {Johannes Schlatow and
                  Rolf Ernst},
  title        = {Response-Time Analysis for Task Chains in Communicating Threads},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {245--254},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461359},
  doi          = {10.1109/RTAS.2016.7461359},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/SchlatowE16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/SchlatowPE16,
  author       = {Johannes Schlatow and
                  Jonas Peeck and
                  Rolf Ernst},
  title        = {Demo Abstract: Response-Time Analysis for Task Chains in Communicating
                  Threads with pyCPA},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {66},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461332},
  doi          = {10.1109/RTAS.2016.7461332},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/SchlatowPE16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/SewellKH16,
  author       = {Thomas Sewell and
                  Felix Kam and
                  Gernot Heiser},
  title        = {Complete, High-Assurance Determination of Loop Bounds and Infeasible
                  Paths for {WCET} Analysis},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {185--195},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461326},
  doi          = {10.1109/RTAS.2016.7461326},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/SewellKH16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/ShivaramanVE16,
  author       = {Nitin Shivaraman and
                  Sriram Vasudevan and
                  Arvind Easwaran},
  title        = {Demo Abstract: Predictable SoC Architecture Based on {COTS} Multi-Core},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {69},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461331},
  doi          = {10.1109/RTAS.2016.7461331},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/ShivaramanVE16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/SundharamAN16,
  author       = {Sakthivel Manikandan Sundharam and
                  Sebastian Altmeyer and
                  Nicolas Navet},
  title        = {Poster Abstract: An Optimizing Framework for Real-Time Scheduling},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {58},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461346},
  doi          = {10.1109/RTAS.2016.7461346},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/SundharamAN16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/TabishMWAPPC16,
  author       = {Rohan Tabish and
                  Renato Mancuso and
                  Saud Wasly and
                  Ahmed Alhammad and
                  Sujit S. Phatak and
                  Rodolfo Pellizzoni and
                  Marco Caccamo},
  title        = {A Real-Time Scratchpad-Centric {OS} for Multi-Core Embedded Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {1--11},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461321},
  doi          = {10.1109/RTAS.2016.7461321},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/TabishMWAPPC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/TesslerF16,
  author       = {Corey Tessler and
                  Nathan Fisher},
  title        = {Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task
                  Cache Contention},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {54},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461352},
  doi          = {10.1109/RTAS.2016.7461352},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/TesslerF16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/TrillaJFAC16,
  author       = {David Trilla and
                  Javier Jalle and
                  Mikel Fern{\'{a}}ndez and
                  Jaume Abella and
                  Francisco J. Cazorla},
  title        = {Improving Early Design Stage Timing Modeling in Multicore Based Real-Time
                  Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {305--316},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461338},
  doi          = {10.1109/RTAS.2016.7461338},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/TrillaJFAC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/ValsanYF16,
  author       = {Prathap Kumar Valsan and
                  Heechul Yun and
                  Farzad Farshchi},
  title        = {Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time
                  Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {161--172},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461361},
  doi          = {10.1109/RTAS.2016.7461361},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/ValsanYF16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/WagemannDJRS16,
  author       = {Peter W{\"{a}}gemann and
                  Tobias Distler and
                  Heiko Janker and
                  Phillip Raffeck and
                  Volkmar Sieh},
  title        = {A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {25--36},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461320},
  doi          = {10.1109/RTAS.2016.7461320},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/WagemannDJRS16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/XuPCL16,
  author       = {Meng Xu and
                  Linh Thi Xuan Phan and
                  Hyon{-}Young Choi and
                  Insup Lee},
  title        = {Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal
                  Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {123--134},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461322},
  doi          = {10.1109/RTAS.2016.7461322},
  timestamp    = {Tue, 17 Oct 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/XuPCL16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/YoonMCS16,
  author       = {Man{-}Ki Yoon and
                  Sibin Mohan and
                  Chien{-}Ying Chen and
                  Lui Sha},
  title        = {TaskShuffler: {A} Schedule Randomization Protocol for Obfuscation
                  against Timing Inference Attacks in Real-Time Systems},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {111--122},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461362},
  doi          = {10.1109/RTAS.2016.7461362},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/YoonMCS16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/rtas/ZouC16,
  author       = {Xingliang Zou and
                  Albert M. K. Cheng},
  title        = {Poster Abstract: Memory-Aware Response Time Analysis for {P-FRP} Tasks},
  booktitle    = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  pages        = {56},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/RTAS.2016.7461349},
  doi          = {10.1109/RTAS.2016.7461349},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/rtas/ZouC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@proceedings{DBLP:conf/rtas/2016,
  title        = {2016 {IEEE} Real-Time and Embedded Technology and Applications Symposium
                  (RTAS), Vienna, Austria, April 11-14, 2016},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://ieeexplore.ieee.org/xpl/conhome/7460013/proceeding},
  isbn         = {978-1-4673-8639-5},
  timestamp    = {Wed, 16 Oct 2019 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/rtas/2016.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.