callback( { "result":{ "query":":facetid:toc:\"db/conf/samos/samos2007ic.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"186.91" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"28", "@dc":"28", "@oc":"28", "@id":"43422186", "text":":facetid:toc:db/conf/samos/samos2007ic.bht" } }, "hits":{ "@total":"28", "@computed":"28", "@sent":"28", "@first":"0", "hit":[{ "@score":"1", "@id":"5602713", "info":{"authors":{"author":[{"@pid":"71/5087","text":"Holger Blume"},{"@pid":"34/4133","text":"Jörg von Livonius"},{"@pid":"84/6629","text":"Lisa Rotenberg"},{"@pid":"73/3862","text":"Tobias G. Noll"},{"@pid":"58/1109","text":"Harald Bothe"},{"@pid":"88/1459","text":"Jörg Brakensiek"}]},"title":"Performance and Power Analysis of Parallelized Implementations on an MPCore Multiprocessor Platform.","venue":"ICSAMOS","pages":"74-81","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/BlumeLRNBB07","doi":"10.1109/ICSAMOS.2007.4285736","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285736","url":"https://dblp.org/rec/conf/samos/BlumeLRNBB07"}, "url":"URL#5602713" }, { "@score":"1", "@id":"5602715", "info":{"authors":{"author":[{"@pid":"74/1834","text":"Demid Borodin"},{"@pid":"82/2282","text":"Ben H. H. Juurlink"},{"@pid":"v/SVassiliadis","text":"Stamatis Vassiliadis"}]},"title":"Instruction-Level Fault Tolerance Configurability.","venue":"ICSAMOS","pages":"110-117","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/BorodinJV07","doi":"10.1109/ICSAMOS.2007.4285741","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285741","url":"https://dblp.org/rec/conf/samos/BorodinJV07"}, "url":"URL#5602715" }, { "@score":"1", "@id":"5602718", "info":{"authors":{"author":[{"@pid":"52/1629","text":"Francisco J. Cazorla"},{"@pid":"51/6525","text":"Enrique Fernández"},{"@pid":"36/410","text":"Peter M. W. Knijnenburg"},{"@pid":"39/2928","text":"Alex Ramírez"},{"@pid":"48/2","text":"Rizos Sakellariou"},{"@pid":"v/MateoValero","text":"Mateo Valero"}]},"title":"On the Problem of Minimizing Workload Execution Time in SMT Processors.","venue":"ICSAMOS","pages":"66-73","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/CazorlaFKRSV07","doi":"10.1109/ICSAMOS.2007.4285735","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285735","url":"https://dblp.org/rec/conf/samos/CazorlaFKRSV07"}, "url":"URL#5602718" }, { "@score":"1", "@id":"5602719", "info":{"authors":{"author":[{"@pid":"64/3538","text":"Sergio A. Cuenca"},{"@pid":"34/9588","text":"Antonio Martínez-Álvarez"},{"@pid":"40/4695","text":"Antonio Jimeno"},{"@pid":"24/1579","text":"José Luis Sánchez"}]},"title":"A Hardware/Software Architecture for Tool Path Computation. An Application to Turning Lathe Machining.","venue":"ICSAMOS","pages":"96-102","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/CuencaMJS07","doi":"10.1109/ICSAMOS.2007.4285739","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285739","url":"https://dblp.org/rec/conf/samos/CuencaMJS07"}, "url":"URL#5602719" }, { "@score":"1", "@id":"5602720", "info":{"authors":{"author":[{"@pid":"36/2717","text":"Vassilis Dimopoulos"},{"@pid":"19/4489","text":"Ioannis Papaefstathiou"},{"@pid":"04/3696","text":"Dionisios N. Pnevmatikatos"}]},"title":"A Memory-Efficient Reconfigurable Aho-Corasick FSM Implementation for Intrusion Detection Systems.","venue":"ICSAMOS","pages":"186-193","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/DimopoulosPP07","doi":"10.1109/ICSAMOS.2007.4285750","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285750","url":"https://dblp.org/rec/conf/samos/DimopoulosPP07"}, "url":"URL#5602720" }, { "@score":"1", "@id":"5602723", "info":{"authors":{"author":[{"@pid":"93/6703","text":"Fabrizio Ferrandi"},{"@pid":"l/PierLucaLanzi","text":"Pier Luca Lanzi"},{"@pid":"87/565","text":"Gianluca Palermo"},{"@pid":"28/2305","text":"Christian Pilato"},{"@pid":"31/1913","text":"Donatella Sciuto"},{"@pid":"53/3654","text":"Antonino Tumeo"}]},"title":"An Evolutionary Approach to Area-Time Optimization of FPGA designs.","venue":"ICSAMOS","pages":"145-152","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/FerrandiLPPST07","doi":"10.1109/ICSAMOS.2007.4285745","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285745","url":"https://dblp.org/rec/conf/samos/FerrandiLPPST07"}, "url":"URL#5602723" }, { "@score":"1", "@id":"5602727", "info":{"authors":{"author":[{"@pid":"54/2229","text":"Benoît Garbinato"},{"@pid":"g/RachidGuerraoui","text":"Rachid Guerraoui"},{"@pid":"61/4607","text":"Jarle Hulaas"},{"@pid":"14/3752","text":"Alexei Kounine"},{"@pid":"13/5649","text":"Maxime Monod"},{"@pid":"92/3296","text":"Jesper Honig Spring"}]},"title":"The Weight-Watcher Service and its Lightweight Implementation.","venue":"ICSAMOS","pages":"118-127","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/GarbinatoGHKMS07","doi":"10.1109/ICSAMOS.2007.4285742","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285742","url":"https://dblp.org/rec/conf/samos/GarbinatoGHKMS07"}, "url":"URL#5602727" }, { "@score":"1", "@id":"5602730", "info":{"authors":{"author":[{"@pid":"22/2587","text":"Ezequiel Herruzo"},{"@pid":"z/EmilioLZapata","text":"Emilio L. Zapata"},{"@pid":"77/5831","text":"Oscar G. Plata"}]},"title":"Maximum and Sorted Cache Occupation Using Array Padding.","venue":"ICSAMOS","pages":"178-185","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/HerruzoZP07","doi":"10.1109/ICSAMOS.2007.4285749","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285749","url":"https://dblp.org/rec/conf/samos/HerruzoZP07"}, "url":"URL#5602730" }, { "@score":"1", "@id":"5602736", "info":{"authors":{"author":[{"@pid":"k/ChristoforosKachris","text":"Christoforos Kachris"},{"@pid":"v/SVassiliadis","text":"Stamatis Vassiliadis"}]},"title":"Design Space Exploration of Configuration Manager for Network Processing Applications.","venue":"ICSAMOS","pages":"34-40","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/KachrisV07","doi":"10.1109/ICSAMOS.2007.4285731","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285731","url":"https://dblp.org/rec/conf/samos/KachrisV07"}, "url":"URL#5602736" }, { "@score":"1", "@id":"5602737", "info":{"authors":{"author":[{"@pid":"65/3419","text":"Joachim Keinert"},{"@pid":"37/6859","text":"Christian Haubelt"},{"@pid":"t/JurgenTeich","text":"Jürgen Teich"}]},"title":"Simulative Buffer Analysis of Local Image Processing Algorithms Described by Windowed Synchronous Data Flow.","venue":"ICSAMOS","pages":"161-168","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/KeinertHT07","doi":"10.1109/ICSAMOS.2007.4285747","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285747","url":"https://dblp.org/rec/conf/samos/KeinertHT07"}, "url":"URL#5602737" }, { "@score":"1", "@id":"5602745", "info":{"authors":{"author":[{"@pid":"28/6945","text":"Ganghee Lee"},{"@pid":"27/5849","text":"Seokhyun Lee"},{"@pid":"17/426","text":"Yongjin Ahn"},{"@pid":"53/2459","text":"Kiyoung Choi"}]},"title":"Automatic Bus Matrix Synthesis based on Hardware Interface Selection for Fast Communication Design Space Exploration.","venue":"ICSAMOS","pages":"50-57","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/LeeLAC07","doi":"10.1109/ICSAMOS.2007.4285733","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285733","url":"https://dblp.org/rec/conf/samos/LeeLAC07"}, "url":"URL#5602745" }, { "@score":"1", "@id":"5602748", "info":{"authors":{"author":[{"@pid":"03/600","text":"Michael Med"},{"@pid":"k/AndreasKrall","text":"Andreas Krall"}]},"title":"Instruction Set Encoding Optimization for Code Size Reduction.","venue":"ICSAMOS","pages":"9-17","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/MedK07","doi":"10.1109/ICSAMOS.2007.4285728","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285728","url":"https://dblp.org/rec/conf/samos/MedK07"}, "url":"URL#5602748" }, { "@score":"1", "@id":"5602749", "info":{"authors":{"author":[{"@pid":"23/3870","text":"Nele Mentens"},{"@pid":"04/4429","text":"Kazuo Sakiyama"},{"@pid":"67/1939","text":"Lejla Batina"},{"@pid":"p/BartPreneel","text":"Bart Preneel"},{"@pid":"92/16","text":"Ingrid Verbauwhede"}]},"title":"A Side-channel Attack Resistant Programmable PKC Coprocessor for Embedded Applications.","venue":"ICSAMOS","pages":"194-200","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/MentensSBPV07","doi":"10.1109/ICSAMOS.2007.4285751","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285751","url":"https://dblp.org/rec/conf/samos/MentensSBPV07"}, "url":"URL#5602749" }, { "@score":"1", "@id":"5602751", "info":{"authors":{"author":[{"@pid":"80/1904","text":"Miquel Moretó"},{"@pid":"52/1629","text":"Francisco J. Cazorla"},{"@pid":"39/2928","text":"Alex Ramírez"},{"@pid":"v/MateoValero","text":"Mateo Valero"}]},"title":"Online Prediction of Applications Cache Utility.","venue":"ICSAMOS","pages":"169-177","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/MoretoCRV07","doi":"10.1109/ICSAMOS.2007.4285748","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285748","url":"https://dblp.org/rec/conf/samos/MoretoCRV07"}, "url":"URL#5602751" }, { "@score":"1", "@id":"5602752", "info":{"authors":{"author":[{"@pid":"49/6029","text":"Sascha Mühlbach"},{"@pid":"36/3212","text":"Sebastian Wallner"}]},"title":"Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines.","venue":"ICSAMOS","pages":"201-208","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/MuhlbachW07","doi":"10.1109/ICSAMOS.2007.4285752","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285752","url":"https://dblp.org/rec/conf/samos/MuhlbachW07"}, "url":"URL#5602752" }, { "@score":"1", "@id":"5602755", "info":{"authors":{"author":[{"@pid":"29/3049","text":"Lazaros Papadopoulos"},{"@pid":"84/3832","text":"Christos Baloukas"},{"@pid":"53/6846","text":"Nikolaos Zompakis"},{"@pid":"s/DimitriosSoudris","text":"Dimitrios Soudris"}]},"title":"Systematic Data Structure Exploration of Multimedia and Network Applications realized Embedded Systems.","venue":"ICSAMOS","pages":"58-65","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/PapadopoulosBZS07","doi":"10.1109/ICSAMOS.2007.4285734","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285734","url":"https://dblp.org/rec/conf/samos/PapadopoulosBZS07"}, "url":"URL#5602755" }, { "@score":"1", "@id":"5602756", "info":{"authors":{"author":[{"@pid":"91/4121","text":"Vassilis Papaefstathiou"},{"@pid":"04/3696","text":"Dionisios N. Pnevmatikatos"},{"@pid":"90/3704","text":"Manolis Marazakis"},{"@pid":"32/519","text":"Giorgos Kalokairinos"},{"@pid":"96/6980","text":"Aggelos Ioannou"},{"@pid":"25/7037","text":"Michael Papamichael"},{"@pid":"46/765","text":"Stamatis G. Kavadias"},{"@pid":"52/6032","text":"Giorgos Mihelogiannakis"},{"@pid":"k/ManolisKatevenis","text":"Manolis Katevenis"}]},"title":"Prototyping Efficient Interprocessor Communication Mechanisms.","venue":"ICSAMOS","pages":"26-33","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/PapaefstathiouPMKIPKMK07","doi":"10.1109/ICSAMOS.2007.4285730","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285730","url":"https://dblp.org/rec/conf/samos/PapaefstathiouPMKIPKMK07"}, "url":"URL#5602756" }, { "@score":"1", "@id":"5602760", "info":{"authors":{"author":[{"@pid":"31/1489-1","text":"Francesco Regazzoni 0001"},{"@pid":"99/6238","text":"Stéphane Badel"},{"@pid":"72/817","text":"Thomas Eisenbarth 0001"},{"@pid":"g/JGrossschadl","text":"Johann Großschädl"},{"@pid":"28/4147","text":"Axel Poschmann"},{"@pid":"28/6867","text":"Zeynep Toprak Deniz"},{"@pid":"91/3195","text":"Marco Macchetti"},{"@pid":"p/LauraPozzi","text":"Laura Pozzi"},{"@pid":"p/ChristofPaar","text":"Christof Paar"},{"@pid":"l/YusufLeblebici","text":"Yusuf Leblebici"},{"@pid":"i/PIenne","text":"Paolo Ienne"}]},"title":"A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and MCML Technologies.","venue":"ICSAMOS","pages":"209-214","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/RegazzoniBEGPDMPPLI07","doi":"10.1109/ICSAMOS.2007.4285753","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285753","url":"https://dblp.org/rec/conf/samos/RegazzoniBEGPDMPPLI07"}, "url":"URL#5602760" }, { "@score":"1", "@id":"5602761", "info":{"authors":{"author":[{"@pid":"39/5771","text":"Tero Rintaluoma"},{"@pid":"s/OlliSilven","text":"Olli Silvén"}]},"title":"Energy efficiency of mobile video decoding.","venue":"ICSAMOS","pages":"103-109","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/RintaluomaS07","doi":"10.1109/ICSAMOS.2007.4285740","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285740","url":"https://dblp.org/rec/conf/samos/RintaluomaS07"}, "url":"URL#5602761" }, { "@score":"1", "@id":"5602763", "info":{"authors":{"author":[{"@pid":"37/1743","text":"Nicolas Saint-Jean"},{"@pid":"99/1313","text":"Pascal Benoit"},{"@pid":"88/5014","text":"Gilles Sassatelli"},{"@pid":"64/6964","text":"Lionel Torres"},{"@pid":"23/6209","text":"Michel Robert"}]},"title":"Application Case Studies on HS-Scale, a MP-SOC for Embbeded Systems.","venue":"ICSAMOS","pages":"88-95","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/Saint-JeanBSTR07","doi":"10.1109/ICSAMOS.2007.4285738","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285738","url":"https://dblp.org/rec/conf/samos/Saint-JeanBSTR07"}, "url":"URL#5602763" }, { "@score":"1", "@id":"5602769", "info":{"authors":{"author":[{"@pid":"95/352","text":"Martin Thuresson"},{"@pid":"53/1727","text":"Magnus Själander"},{"@pid":"93/936","text":"Magnus Björk"},{"@pid":"79/2048","text":"Lars J. Svensson"},{"@pid":"80/3712","text":"Per Larsson-Edefors"},{"@pid":"48/2905","text":"Per Stenström"}]},"title":"FlexCore: Utilizing Exposed Datapath Control for Efficient Computing.","venue":"ICSAMOS","pages":"18-25","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/ThuressonSBSLS07","doi":"10.1109/ICSAMOS.2007.4285729","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285729","url":"https://dblp.org/rec/conf/samos/ThuressonSBSLS07"}, "url":"URL#5602769" }, { "@score":"1", "@id":"5602770", "info":{"authors":{"author":[{"@pid":"53/3654","text":"Antonino Tumeo"},{"@pid":"54/3037","text":"Marco Branca"},{"@pid":"08/3691","text":"Lorenzo Camerini"},{"@pid":"m/MatteoMonchiero","text":"Matteo Monchiero"},{"@pid":"87/565","text":"Gianluca Palermo"},{"@pid":"93/6703","text":"Fabrizio Ferrandi"},{"@pid":"31/1913","text":"Donatella Sciuto"}]},"title":"An Interrupt Controller for FPGA-based Multiprocessors.","venue":"ICSAMOS","pages":"82-87","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/TumeoBCMPFS07","doi":"10.1109/ICSAMOS.2007.4285737","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285737","url":"https://dblp.org/rec/conf/samos/TumeoBCMPFS07"}, "url":"URL#5602770" }, { "@score":"1", "@id":"5602772", "info":{"authors":{"author":[{"@pid":"30/4033","text":"Nikolaos Vassiliadis"},{"@pid":"78/3760","text":"George Theodoridis"},{"@pid":"71/5715","text":"Spiridon Nikolaidis 0001"}]},"title":"The ARISE Reconfigurable Instruction Set Extensions Framework.","venue":"ICSAMOS","pages":"153-160","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/VassiliadisTN07","doi":"10.1109/ICSAMOS.2007.4285746","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285746","url":"https://dblp.org/rec/conf/samos/VassiliadisTN07"}, "url":"URL#5602772" }, { "@score":"1", "@id":"5602773", "info":{"authors":{"author":[{"@pid":"64/1540","text":"Guillermo Payá Vayá"},{"@pid":"12/4360","text":"Javier Martín-Langerwerf"},{"@pid":"96/260","text":"Piriya Taptimthong"},{"@pid":"p/PeterPirsch","text":"Peter Pirsch"}]},"title":"Design Space Exploration of Media Processors: A Parameterized Scheduler.","venue":"ICSAMOS","pages":"41-49","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/VayaMTP07","doi":"10.1109/ICSAMOS.2007.4285732","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285732","url":"https://dblp.org/rec/conf/samos/VayaMTP07"}, "url":"URL#5602773" }, { "@score":"1", "@id":"5602774", "info":{"authors":{"author":[{"@pid":"02/789","text":"Peter Westermann"},{"@pid":"04/6997","text":"Ludwig Schwoerer"},{"@pid":"53/4169","text":"André Kaufmann"}]},"title":"Applying Data Mapping Techniques to Vector DSPs.","venue":"ICSAMOS","pages":"1-8","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/WestermannSK07","doi":"10.1109/ICSAMOS.2007.4285727","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285727","url":"https://dblp.org/rec/conf/samos/WestermannSK07"}, "url":"URL#5602774" }, { "@score":"1", "@id":"5602776", "info":{"authors":{"author":[{"@pid":"58/2069","text":"Kehuai Wu"},{"@pid":"m/JanMadsen","text":"Jan Madsen"}]},"title":"COSMOS: A System-Level Modelling and Simulation Framework for Coprocessor-Coupled Reconfigurable Systems.","venue":"ICSAMOS","pages":"128-136","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/WuM07","doi":"10.1109/ICSAMOS.2007.4285743","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285743","url":"https://dblp.org/rec/conf/samos/WuM07"}, "url":"URL#5602776" }, { "@score":"1", "@id":"5602777", "info":{"authors":{"author":[{"@pid":"19/1327","text":"Sotirios Xydis"},{"@pid":"57/5096","text":"George Economakos"},{"@pid":"03/1577","text":"Kiamal Z. Pekmestzi"}]},"title":"Flexibility Inlining into Arithmetic Data-paths Exploiting A Regular Interconnection Scheme.","venue":"ICSAMOS","pages":"137-144","year":"2007","type":"Conference and Workshop Papers","access":"closed","key":"conf/samos/XydisEP07","doi":"10.1109/ICSAMOS.2007.4285744","ee":"https://doi.org/10.1109/ICSAMOS.2007.4285744","url":"https://dblp.org/rec/conf/samos/XydisEP07"}, "url":"URL#5602777" }, { "@score":"1", "@id":"5623728", "info":{"authors":{"author":[{"@pid":"71/5087","text":"Holger Blume"},{"@pid":"g/GeorgiGaydadjiev","text":"Georgi Gaydadjiev"},{"@pid":"g/CJohnGlossner","text":"C. John Glossner"},{"@pid":"36/410","text":"Peter M. W. Knijnenburg"}]},"title":"Proceedings of the 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS 2007), Samos, Greece, July 16-19, 2007","venue":"ICSAMOS","publisher":"IEEE","year":"2007","type":"Editorship","access":"unavailable","key":"conf/samos/2007ic","url":"https://dblp.org/rec/conf/samos/2007ic"}, "url":"URL#5623728" } ] } } } )