callback( { "result":{ "query":":facetid:toc:\"db/conf/itc/itc1994.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"236.78" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"133", "@dc":"133", "@oc":"133", "@id":"43306209", "text":":facetid:toc:db/conf/itc/itc1994.bht" } }, "hits":{ "@total":"133", "@computed":"133", "@sent":"133", "@first":"0", "hit":[{ "@score":"1", "@id":"6790874", "info":{"authors":{"author":[{"@pid":"45/3359","text":"Mohammed F. AlShaibi"},{"@pid":"44/3688","text":"Charles R. Kime"}]},"title":"Fixed-Biased Pseudorandom Built-In Self-Test for Random-Pattern-Resistant Circuits.","venue":"ITC","pages":"929-938","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/AlShaibiK94","doi":"10.1109/TEST.1994.528042","ee":"https://doi.org/10.1109/TEST.1994.528042","url":"https://dblp.org/rec/conf/itc/AlShaibiK94"}, "url":"URL#6790874" }, { "@score":"1", "@id":"6790875", "info":{"authors":{"author":[{"@pid":"17/5103","text":"Alaaeldin A. Amin"},{"@pid":"35/2963","text":"Mohamed Y. Osman"},{"@pid":"s/RadwanEAbdelAal","text":"Radwan E. Abdel-Aal"},{"@pid":"a/HusniAlMuhtaseb","text":"Husni Al-Muhtaseb"}]},"title":"Efficient O(sqrt(n)) BIST Algorithms for DDNPS Faults in Dual-Port Memories.","venue":"ITC","pages":"850-859","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/AminOAA94","doi":"10.1109/TEST.1994.528032","ee":"https://doi.org/10.1109/TEST.1994.528032","url":"https://dblp.org/rec/conf/itc/AminOAA94"}, "url":"URL#6790875" }, { "@score":"1", "@id":"6790876", "info":{"authors":{"author":{"@pid":"36/1082","text":"Robert E. Anderson"}},"title":"A Test Retrospection and a Quest for Direction.","venue":"ITC","pages":"11","year":"1994","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Anderson94","url":"https://dblp.org/rec/conf/itc/Anderson94"}, "url":"URL#6790876" }, { "@score":"1", "@id":"6790877", "info":{"authors":{"author":{"@pid":"78/1353","text":"John Andrews"}},"title":"Roadmap for Extending IEEE 1149.1 for Hierarchical Control of Locally-Stored, Standardized-Command-Set Test Programs.","venue":"ITC","pages":"300-306","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Andrews94","doi":"10.1109/TEST.1994.527963","ee":"https://doi.org/10.1109/TEST.1994.527963","url":"https://dblp.org/rec/conf/itc/Andrews94"}, "url":"URL#6790877" }, { "@score":"1", "@id":"6790878", "info":{"authors":{"author":{"@pid":"78/1353","text":"John Andrews"}},"title":"Using SCANTM Bridge as an IEEE 1149.1 Protocol Addressable, Multi-Drop, Backplane Test Bus.","venue":"ITC","pages":"1019","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Andrews94a","doi":"10.1109/TEST.1994.528053","ee":"https://doi.org/10.1109/TEST.1994.528053","url":"https://dblp.org/rec/conf/itc/Andrews94a"}, "url":"URL#6790878" }, { "@score":"1", "@id":"6790879", "info":{"authors":{"author":{"@pid":"59/2661","text":"Frank W. Angelotti"}},"title":"Modeling for Structured System Interconnect Test.","venue":"ITC","pages":"127-133","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Angelotti94","doi":"10.1109/TEST.1994.527944","ee":"https://doi.org/10.1109/TEST.1994.527944","url":"https://dblp.org/rec/conf/itc/Angelotti94"}, "url":"URL#6790879" }, { "@score":"1", "@id":"6790880", "info":{"authors":{"author":{"@pid":"97/1620","text":"Cheryl Ascarrunz"}},"title":"HALT: Bridging the Gap Between Theory and Practice.","venue":"ITC","pages":"548-554","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Ascarrunz94","doi":"10.1109/TEST.1994.527998","ee":"https://doi.org/10.1109/TEST.1994.527998","url":"https://dblp.org/rec/conf/itc/Ascarrunz94"}, "url":"URL#6790880" }, { "@score":"1", "@id":"6790881", "info":{"authors":{"author":[{"@pid":"75/4298","text":"Sanghyeon Baeg"},{"@pid":"02/4294","text":"William A. Rogers"}]},"title":"Hybrid Design for Testability Combining Scan and Clock Line Control and Method for Test Generation.","venue":"ITC","pages":"340-349","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BaegR94","doi":"10.1109/TEST.1994.527968","ee":"https://doi.org/10.1109/TEST.1994.527968","url":"https://dblp.org/rec/conf/itc/BaegR94"}, "url":"URL#6790881" }, { "@score":"1", "@id":"6790882", "info":{"authors":{"author":{"@pid":"40/2503","text":"Keith Baker"}},"title":"QTAG: A Standard for Test Fixture Based IDDQ/ISSQ Monitors.","venue":"ITC","pages":"194-202","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Baker94","doi":"10.1109/TEST.1994.527950","ee":"https://doi.org/10.1109/TEST.1994.527950","url":"https://dblp.org/rec/conf/itc/Baker94"}, "url":"URL#6790882" }, { "@score":"1", "@id":"6790883", "info":{"authors":{"author":[{"@pid":"40/2503","text":"Keith Baker"},{"@pid":"16/6715","text":"A. H. Bratt"},{"@pid":"35/5031","text":"Andrew Richardson 0001"},{"@pid":"63/3398","text":"A. Welbers"}]},"title":"Development of a CLASS 1 QTAG Monitor.","venue":"ITC","pages":"213-222","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BakerBRW94","doi":"10.1109/TEST.1994.527952","ee":"https://doi.org/10.1109/TEST.1994.527952","url":"https://dblp.org/rec/conf/itc/BakerBRW94"}, "url":"URL#6790883" }, { "@score":"1", "@id":"6790884", "info":{"authors":{"author":{"@pid":"35/3759","text":"Edward C. Behnke"}},"title":"3B21D BIST/Boundary-Scan System Diagnostic Test Story.","venue":"ITC","pages":"120-126","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Behnke94","doi":"10.1109/TEST.1994.527943","ee":"https://doi.org/10.1109/TEST.1994.527943","url":"https://dblp.org/rec/conf/itc/Behnke94"}, "url":"URL#6790884" }, { "@score":"1", "@id":"6790885", "info":{"authors":{"author":[{"@pid":"79/3348","text":"Dilip K. Bhavsar"},{"@pid":"03/3705","text":"John H. Edmondson"}]},"title":"Testability Strategy of the ALPHA AXP 21164 Microprocessor.","venue":"ITC","pages":"50-59","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BhavsarE94","doi":"10.1109/TEST.1994.527935","ee":"https://doi.org/10.1109/TEST.1994.527935","url":"https://dblp.org/rec/conf/itc/BhavsarE94"}, "url":"URL#6790885" }, { "@score":"1", "@id":"6790886", "info":{"authors":{"author":[{"@pid":"16/4440","text":"Frank Bouwman"},{"@pid":"37/6933","text":"Taco Zwemstra"},{"@pid":"64/2312","text":"Sonny Hartanto"},{"@pid":"40/2503","text":"Keith Baker"},{"@pid":"58/5502","text":"Jan Koopmans"}]},"title":"Application of Joint Time-Frequency Analysis in Mixed-Signal Testing.","venue":"ITC","pages":"747-756","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BouwmanZHBK94","doi":"10.1109/TEST.1994.528021","ee":"https://doi.org/10.1109/TEST.1994.528021","url":"https://dblp.org/rec/conf/itc/BouwmanZHBK94"}, "url":"URL#6790886" }, { "@score":"1", "@id":"6790887", "info":{"authors":{"author":{"@pid":"b/EricBruls","text":"Eric Bruls"}},"title":"Variable Supply Voltage Testing for Analogue CMOS and Bipolar Circuits.","venue":"ITC","pages":"562-571","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Bruls94","doi":"10.1109/TEST.1994.528000","ee":"https://doi.org/10.1109/TEST.1994.528000","url":"https://dblp.org/rec/conf/itc/Bruls94"}, "url":"URL#6790887" }, { "@score":"1", "@id":"6790888", "info":{"authors":{"author":[{"@pid":"86/5368","text":"Thomas Burch"},{"@pid":"45/3012","text":"Joachim Hartmann"},{"@pid":"h/GunterHotz","text":"Günter Hotz"},{"@pid":"19/5969","text":"M. Krallmann"},{"@pid":"56/884","text":"U. Nikolaus"},{"@pid":"r/SudhakarMReddy","text":"Sudhakar M. Reddy"},{"@pid":"08/3781","text":"Uwe Sparmann"}]},"title":"A Hierarchical Environment for Interactive Test Engineering.","venue":"ITC","pages":"461-470","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BurchHHKNRS94","doi":"10.1109/TEST.1994.527988","ee":"https://doi.org/10.1109/TEST.1994.527988","url":"https://dblp.org/rec/conf/itc/BurchHHKNRS94"}, "url":"URL#6790888" }, { "@score":"1", "@id":"6790889", "info":{"authors":{"author":[{"@pid":"86/4777","text":"William E. Burdick Jr."},{"@pid":"47/4874","text":"Wolfgang Daum"}]},"title":"High-Yield Multichip Modules Based on Minimal IC Pretest.","venue":"ITC","pages":"30-40","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/BurdickD94","doi":"10.1109/TEST.1994.527933","ee":"https://doi.org/10.1109/TEST.1994.527933","url":"https://dblp.org/rec/conf/itc/BurdickD94"}, "url":"URL#6790889" }, { "@score":"1", "@id":"6790890", "info":{"authors":{"author":[{"@pid":"70/2971","text":"Gianpiero Cabodi"},{"@pid":"12/149","text":"Paolo Camurati"},{"@pid":"58/6767","text":"Stefano Quer"}]},"title":"Full-Symbolic ATPG for Large Circuits.","venue":"ITC","pages":"980-988","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/CabodiCQ94","doi":"10.1109/TEST.1994.528047","ee":"https://doi.org/10.1109/TEST.1994.528047","url":"https://dblp.org/rec/conf/itc/CabodiCQ94"}, "url":"URL#6790890" }, { "@score":"1", "@id":"6790891", "info":{"authors":{"author":[{"@pid":"87/7556","text":"Mario Calha"},{"@pid":"70/2359","text":"Marcelino B. Santos"},{"@pid":"26/3355","text":"Fernando M. Gonçalves"},{"@pid":"83/2835","text":"Isabel C. Teixeira"},{"@pid":"17/6940","text":"João Paulo Teixeira 0001"}]},"title":"Back Annotation of Physical Defects into Gate-Level, Realistic Faults in Digital ICs.","venue":"ITC","pages":"720-728","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/CalhaSGTT94","doi":"10.1109/TEST.1994.528018","ee":"https://doi.org/10.1109/TEST.1994.528018","url":"https://dblp.org/rec/conf/itc/CalhaSGTT94"}, "url":"URL#6790891" }, { "@score":"1", "@id":"6790892", "info":{"authors":{"author":[{"@pid":"c/KrishnenduChakrabarty","text":"Krishnendu Chakrabarty"},{"@pid":"92/2628","text":"John P. Hayes"}]},"title":"Efficient Test-Response Compression for Multiple-Output Cicuits.","venue":"ITC","pages":"501-510","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ChakrabartyH94","doi":"10.1109/TEST.1994.527992","ee":"https://doi.org/10.1109/TEST.1994.527992","url":"https://dblp.org/rec/conf/itc/ChakrabartyH94"}, "url":"URL#6790892" }, { "@score":"1", "@id":"6790893", "info":{"authors":{"author":[{"@pid":"30/3867","text":"Sreejit Chakravarty"},{"@pid":"38/1516","text":"Paul J. Thadikaran"}]},"title":"A Study of IDDQ Subset Selection Algorithms for Bridging Faults.","venue":"ITC","pages":"403-412","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ChakravartyT94","doi":"10.1109/TEST.1994.527982","ee":"https://doi.org/10.1109/TEST.1994.527982","url":"https://dblp.org/rec/conf/itc/ChakravartyT94"}, "url":"URL#6790893" }, { "@score":"1", "@id":"6790894", "info":{"authors":{"author":{"@pid":"57/4469","text":"Cary Champlin"}},"title":"Backplane Test Bus Selection Criteria.","venue":"ITC","pages":"1021","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Champlin94","doi":"10.1109/TEST.1994.528055","ee":"https://doi.org/10.1109/TEST.1994.528055","url":"https://dblp.org/rec/conf/itc/Champlin94"}, "url":"URL#6790894" }, { "@score":"1", "@id":"6790895", "info":{"authors":{"author":[{"@pid":"70/1867","text":"Jau-Shien Chang"},{"@pid":"22/3577","text":"Chen-Shang Lin"}]},"title":"A Test-Clock Reduction Method for Scan-Designed Circuits.","venue":"ITC","pages":"331-339","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ChangL94","doi":"10.1109/TEST.1994.527967","ee":"https://doi.org/10.1109/TEST.1994.527967","url":"https://dblp.org/rec/conf/itc/ChangL94"}, "url":"URL#6790895" }, { "@score":"1", "@id":"6790896", "info":{"authors":{"author":{"@pid":"39/6260","text":"Savio N. Chau"}},"title":"Fault Injection Boundary-Scan Design for Verification of Fault-Tolerant Systems.","venue":"ITC","pages":"677-682","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Chau94","doi":"10.1109/TEST.1994.528013","ee":"https://doi.org/10.1109/TEST.1994.528013","url":"https://dblp.org/rec/conf/itc/Chau94"}, "url":"URL#6790896" }, { "@score":"1", "@id":"6790897", "info":{"authors":{"author":[{"@pid":"96/629","text":"Brian Chess"},{"@pid":"01/3742","text":"Anthony Freitas"},{"@pid":"03/375","text":"F. Joel Ferguson"},{"@pid":"36/3572","text":"Tracy Larrabee"}]},"title":"Testing CMOS Logic Gates for Realistic Shorts.","venue":"ITC","pages":"395-402","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ChessFFL94","doi":"10.1109/TEST.1994.527981","ee":"https://doi.org/10.1109/TEST.1994.527981","url":"https://dblp.org/rec/conf/itc/ChessFFL94"}, "url":"URL#6790897" }, { "@score":"1", "@id":"6790898", "info":{"authors":{"author":[{"@pid":"20/4066","text":"Chang Hyun Cho"},{"@pid":"90/6227","text":"James R. Armstrong"}]},"title":"B-algorithm: A Behavioral-Test Generation Algorithm.","venue":"ITC","pages":"968-979","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ChoA94","doi":"10.1109/TEST.1994.528046","ee":"https://doi.org/10.1109/TEST.1994.528046","url":"https://dblp.org/rec/conf/itc/ChoA94"}, "url":"URL#6790898" }, { "@score":"1", "@id":"6790899", "info":{"authors":{"author":[{"@pid":"87/5957","text":"Tamorah Comard"},{"@pid":"97/6413","text":"Madhukar Joshi"},{"@pid":"12/2614","text":"Donald A. Morin"},{"@pid":"63/1662","text":"Kimberley Sprague"}]},"title":"Calculating Error of Measurement on High-Speed Microprocessor Test.","venue":"ITC","pages":"793-801","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ComardJMS94","doi":"10.1109/TEST.1994.528026","ee":"https://doi.org/10.1109/TEST.1994.528026","url":"https://dblp.org/rec/conf/itc/ComardJMS94"}, "url":"URL#6790899" }, { "@score":"1", "@id":"6790900", "info":{"authors":{"author":[{"@pid":"59/2777","text":"Fulvio Corno"},{"@pid":"60/3110","text":"Paolo Prinetto"},{"@pid":"r/MatteoSonzaReorda","text":"Matteo Sonza Reorda"}]},"title":"Making the Circular Self-Test Path Technique Effective for Real Circuits.","venue":"ITC","pages":"949-957","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/CornoPR94","doi":"10.1109/TEST.1994.528044","ee":"https://doi.org/10.1109/TEST.1994.528044","url":"https://dblp.org/rec/conf/itc/CornoPR94"}, "url":"URL#6790900" }, { "@score":"1", "@id":"6790901", "info":{"authors":{"author":{"@pid":"26/867","text":"Henry Cox"}},"title":"On Synthesizing Circuits With Implicit Testability Constraints.","venue":"ITC","pages":"989-998","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Cox94","doi":"10.1109/TEST.1994.528048","ee":"https://doi.org/10.1109/TEST.1994.528048","url":"https://dblp.org/rec/conf/itc/Cox94"}, "url":"URL#6790901" }, { "@score":"1", "@id":"6790902", "info":{"authors":{"author":[{"@pid":"52/5539","text":"Alfred L. Crouch"},{"@pid":"54/6826","text":"Matthew Pressly"},{"@pid":"61/5096","text":"Joe Circello"}]},"title":"Testabilty Features of the MC 68060 Microprocessor.","venue":"ITC","pages":"60-69","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/CrouchPC94","doi":"10.1109/TEST.1994.527936","ee":"https://doi.org/10.1109/TEST.1994.527936","url":"https://dblp.org/rec/conf/itc/CrouchPC94"}, "url":"URL#6790902" }, { "@score":"1", "@id":"6790903", "info":{"authors":{"author":[{"@pid":"52/5539","text":"Alfred L. Crouch"},{"@pid":"26/578","text":"Rick Ramus"},{"@pid":"78/568","text":"Colin M. Maunder"}]},"title":"Low-Power Mode and IEEE 1149.1 Compliance - A Low-Power Solution.","venue":"ITC","pages":"660-669","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/CrouchRM94","doi":"10.1109/TEST.1994.528011","ee":"https://doi.org/10.1109/TEST.1994.528011","url":"https://dblp.org/rec/conf/itc/CrouchRM94"}, "url":"URL#6790903" }, { "@score":"1", "@id":"6790904", "info":{"authors":{"author":{"@pid":"55/6396-1","text":"Scott Davidson 0001"}},"title":"Is IDDQ Yield Loss Inevitable?","venue":"ITC","pages":"572-579","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Davidson94","doi":"10.1109/TEST.1994.528001","ee":"https://doi.org/10.1109/TEST.1994.528001","url":"https://dblp.org/rec/conf/itc/Davidson94"}, "url":"URL#6790904" }, { "@score":"1", "@id":"6790905", "info":{"authors":{"author":{"@pid":"22/1234","text":"Michael G. Davis"}},"title":"Implementation of a Dual-Segment Architecture for a High-Pin-Count VLSI Test System.","venue":"ITC","pages":"267-272","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Davis94","doi":"10.1109/TEST.1994.527958","ee":"https://doi.org/10.1109/TEST.1994.527958","url":"https://dblp.org/rec/conf/itc/Davis94"}, "url":"URL#6790905" }, { "@score":"1", "@id":"6790906", "info":{"authors":{"author":{"@pid":"d/ADeHon","text":"André DeHon"}},"title":"In-System Timing Extraction and Control Through Scan-Based, Test-Access Ports.","venue":"ITC","pages":"350-359","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/DeHon94","doi":"10.1109/TEST.1994.527969","ee":"https://doi.org/10.1109/TEST.1994.527969","url":"https://dblp.org/rec/conf/itc/DeHon94"}, "url":"URL#6790906" }, { "@score":"1", "@id":"6790907", "info":{"authors":{"author":[{"@pid":"80/7044","text":"Cecil A. Dean"},{"@pid":"08/3972","text":"Yervant Zorian"}]},"title":"Do You Practice Safe Tests? What We Found Out About Your Habits.","venue":"ITC","pages":"887-892","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/DeanZ94","doi":"10.1109/TEST.1994.528036","ee":"https://doi.org/10.1109/TEST.1994.528036","url":"https://dblp.org/rec/conf/itc/DeanZ94"}, "url":"URL#6790907" }, { "@score":"1", "@id":"6790908", "info":{"authors":{"author":{"@pid":"87/1535","text":"Timothy J. Dell"}},"title":"ECC-On-SIMM Test Challenges.","venue":"ITC","pages":"511-515","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Dell94","doi":"10.1109/TEST.1994.527993","ee":"https://doi.org/10.1109/TEST.1994.527993","url":"https://dblp.org/rec/conf/itc/Dell94"}, "url":"URL#6790908" }, { "@score":"1", "@id":"6790909", "info":{"authors":{"author":[{"@pid":"d/SujitDey","text":"Sujit Dey"},{"@pid":"p/MiodragPotkonjak","text":"Miodrag Potkonjak"}]},"title":"Transforming Behavioral Specifications to Facilitate Synthesis of Testable Designs.","venue":"ITC","pages":"184-193","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/DeyP94","doi":"10.1109/TEST.1994.527949","ee":"https://doi.org/10.1109/TEST.1994.527949","url":"https://dblp.org/rec/conf/itc/DeyP94"}, "url":"URL#6790909" }, { "@score":"1", "@id":"6790910", "info":{"authors":{"author":{"@pid":"43/328","text":"Jed Eastman"}},"title":"MCM Test Trade-Offs.","venue":"ITC","pages":"367","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Eastman94","doi":"10.1109/TEST.1994.527977","ee":"https://doi.org/10.1109/TEST.1994.527977","url":"https://dblp.org/rec/conf/itc/Eastman94"}, "url":"URL#6790910" }, { "@score":"1", "@id":"6790911", "info":{"authors":{"author":{"@pid":"92/4249","text":"Lars Eerenstein"}},"title":"Testing Two Generations of HDTV Decoders - The Impact of Boundary-Scan.","venue":"ITC","pages":"911-918","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Eerenstein94","doi":"10.1109/TEST.1994.528040","ee":"https://doi.org/10.1109/TEST.1994.528040","url":"https://dblp.org/rec/conf/itc/Eerenstein94"}, "url":"URL#6790911" }, { "@score":"1", "@id":"6790912", "info":{"authors":{"author":{"@pid":"e/BillEklow","text":"William Eklow"}},"title":"Optimizing Boundary Scan in a Proprietary Environment.","venue":"ITC","pages":"1024","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Eklow94","doi":"10.1109/TEST.1994.528058","ee":"https://doi.org/10.1109/TEST.1994.528058","url":"https://dblp.org/rec/conf/itc/Eklow94"}, "url":"URL#6790912" }, { "@score":"1", "@id":"6790913", "info":{"authors":{"author":{"@pid":"37/5650","text":"Scott A. Erjavic"}},"title":"Test Station Workcell Controller and Resource Relationship Design.","venue":"ITC","pages":"781-792","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Erjavic94","doi":"10.1109/TEST.1994.528025","ee":"https://doi.org/10.1109/TEST.1994.528025","url":"https://dblp.org/rec/conf/itc/Erjavic94"}, "url":"URL#6790913" }, { "@score":"1", "@id":"6790914", "info":{"authors":{"author":[{"@pid":"74/3629","text":"Des Farren"},{"@pid":"14/2750","text":"Anthony P. Ambler"}]},"title":"System Test Cost Modelling Based on Event Rate Analysis.","venue":"ITC","pages":"84-92","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/FarrenA94","doi":"10.1109/TEST.1994.527939","ee":"https://doi.org/10.1109/TEST.1994.527939","url":"https://dblp.org/rec/conf/itc/FarrenA94"}, "url":"URL#6790914" }, { "@score":"1", "@id":"6790915", "info":{"authors":{"author":{"@pid":"71/5322","text":"Andrew Flint"}},"title":"Test Strategies for a Family of Complex MCMs.","venue":"ITC","pages":"436-445","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Flint94","doi":"10.1109/TEST.1994.527985","ee":"https://doi.org/10.1109/TEST.1994.527985","url":"https://dblp.org/rec/conf/itc/Flint94"}, "url":"URL#6790915" }, { "@score":"1", "@id":"6790916", "info":{"authors":{"author":{"@pid":"53/2167","text":"Robert Gage"}},"title":"1149.1 Scan Control Transport Levels.","venue":"ITC","pages":"1022","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Gage94","doi":"10.1109/TEST.1994.528056","ee":"https://doi.org/10.1109/TEST.1994.528056","url":"https://dblp.org/rec/conf/itc/Gage94"}, "url":"URL#6790916" }, { "@score":"1", "@id":"6790917", "info":{"authors":{"author":{"@pid":"76/3353","text":"James A. Gasbarro"}},"title":"Testing High Speed Drams.","venue":"ITC","pages":"361","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Gasbarro94","doi":"10.1109/TEST.1994.527971","ee":"https://doi.org/10.1109/TEST.1994.527971","url":"https://dblp.org/rec/conf/itc/Gasbarro94"}, "url":"URL#6790917" }, { "@score":"1", "@id":"6790918", "info":{"authors":{"author":[{"@pid":"76/3353","text":"James A. Gasbarro"},{"@pid":"h/MarkHorowitz","text":"Mark Horowitz"}]},"title":"Techniques for Characterizing DRAMs With a 500-MHz Interface.","venue":"ITC","pages":"516-525","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/GasbarroH94","doi":"10.1109/TEST.1994.527994","ee":"https://doi.org/10.1109/TEST.1994.527994","url":"https://dblp.org/rec/conf/itc/GasbarroH94"}, "url":"URL#6790918" }, { "@score":"1", "@id":"6790919", "info":{"authors":{"author":[{"@pid":"84/3873","text":"Anne E. Gattiker"},{"@pid":"06/662","text":"Wojciech Maly"}]},"title":"Feasibility Study of Smart Substrate Multichip Modules.","venue":"ITC","pages":"41-49","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/GattikerM94","doi":"10.1109/TEST.1994.527934","ee":"https://doi.org/10.1109/TEST.1994.527934","url":"https://dblp.org/rec/conf/itc/GattikerM94"}, "url":"URL#6790919" }, { "@score":"1", "@id":"6790920", "info":{"authors":{"author":{"@pid":"42/3171","text":"Aart J. de Geus"}},"title":"Test: The New Value-Added Field.","venue":"ITC","pages":"12","year":"1994","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Geus94","url":"https://dblp.org/rec/conf/itc/Geus94"}, "url":"URL#6790920" }, { "@score":"1", "@id":"6790921", "info":{"authors":{"author":[{"@pid":"06/6388","text":"Ad J. van de Goor"},{"@pid":"21/26","text":"B. Smit"}]},"title":"Generating March Tests Automatically.","venue":"ITC","pages":"870-878","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/GoorS94","doi":"10.1109/TEST.1994.528034","ee":"https://doi.org/10.1109/TEST.1994.528034","url":"https://dblp.org/rec/conf/itc/GoorS94"}, "url":"URL#6790921" }, { "@score":"1", "@id":"6790922", "info":{"authors":{"author":{"@pid":"05/4695","text":"David A. Greene"}},"title":"When Does It Make cents to Give Up Physical Test Access?","venue":"ITC","pages":"111-119","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Greene94","doi":"10.1109/TEST.1994.527942","ee":"https://doi.org/10.1109/TEST.1994.527942","url":"https://dblp.org/rec/conf/itc/Greene94"}, "url":"URL#6790922" }, { "@score":"1", "@id":"6790923", "info":{"authors":{"author":{"@pid":"44/4324","text":"Alan Hales"}},"title":"A Serially Addressable, Flexible Current Monitor for Test Fixture Based IDDQ/ISSQ Testing.","venue":"ITC","pages":"223-232","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Hales94","doi":"10.1109/TEST.1994.527953","ee":"https://doi.org/10.1109/TEST.1994.527953","url":"https://dblp.org/rec/conf/itc/Hales94"}, "url":"URL#6790923" }, { "@score":"1", "@id":"6790924", "info":{"authors":{"author":[{"@pid":"78/2759","text":"R. J. A. Harvey"},{"@pid":"35/5031","text":"Andrew Mark David Richardson"},{"@pid":"b/EricBruls","text":"Eric Bruls"},{"@pid":"40/2503","text":"Keith Baker"}]},"title":"Analogue Fault Simulation Based on Layout-Dependent Fault Models.","venue":"ITC","pages":"641-649","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HarveyRBB94","doi":"10.1109/TEST.1994.528009","ee":"https://doi.org/10.1109/TEST.1994.528009","url":"https://dblp.org/rec/conf/itc/HarveyRBB94"}, "url":"URL#6790924" }, { "@score":"1", "@id":"6790925", "info":{"authors":{"author":[{"@pid":"89/5941","text":"Charles F. Hawkins"},{"@pid":"38/2219","text":"Jerry M. Soden"},{"@pid":"24/3807","text":"Alan W. Righter"},{"@pid":"03/375","text":"F. Joel Ferguson"}]},"title":"Defect Classes - An Overdue Paradigm for CMOS IC.","venue":"ITC","pages":"413-425","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HawkinsSRF94","doi":"10.1109/TEST.1994.527983","ee":"https://doi.org/10.1109/TEST.1994.527983","url":"https://dblp.org/rec/conf/itc/HawkinsSRF94"}, "url":"URL#6790925" }, { "@score":"1", "@id":"6790926", "info":{"authors":{"author":[{"@pid":"57/453","text":"Mary Sue Haydt"},{"@pid":"215/1928","text":"Robert Owens"},{"@pid":"82/4317","text":"Samiha Mourad"}]},"title":"Modeling the Effect of Ground Bounce on Noise Margin.","venue":"ITC","pages":"279-285","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HaydtOM94","doi":"10.1109/TEST.1994.527960","ee":"https://doi.org/10.1109/TEST.1994.527960","url":"https://dblp.org/rec/conf/itc/HaydtOM94"}, "url":"URL#6790926" }, { "@score":"1", "@id":"6790927", "info":{"authors":{"author":[{"@pid":"87/5498","text":"Yoshinobu Higami"},{"@pid":"52/5832","text":"Seiji Kajihara"},{"@pid":"60/3333","text":"Kozo Kinoshita"}]},"title":"Reduced Scan Shift: A New Testing Method for Sequential Circuit.","venue":"ITC","pages":"624-630","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HigamiKK94","doi":"10.1109/TEST.1994.528007","ee":"https://doi.org/10.1109/TEST.1994.528007","url":"https://dblp.org/rec/conf/itc/HigamiKK94"}, "url":"URL#6790927" }, { "@score":"1", "@id":"6790928", "info":{"authors":{"author":[{"@pid":"53/2037","text":"Kalon Holdbrook"},{"@pid":"21/2809","text":"Sunil Joshi"},{"@pid":"91/5577","text":"Samir Mitra"},{"@pid":"96/5830","text":"Joe Petolino"},{"@pid":"50/2196","text":"Renu Raman"},{"@pid":"23/4696","text":"Michelle Wong"}]},"title":"microSPARCTM: A Case Study of Scan-Based Debug.","venue":"ITC","pages":"70-75","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HoldbrookJMPRW94","doi":"10.1109/TEST.1994.527937","ee":"https://doi.org/10.1109/TEST.1994.527937","url":"https://dblp.org/rec/conf/itc/HoldbrookJMPRW94"}, "url":"URL#6790928" }, { "@score":"1", "@id":"6790929", "info":{"authors":{"author":[{"@pid":"70/2050","text":"Luke S. L. Hsieh"},{"@pid":"59/2596","text":"Sandeep P. Kumar"}]},"title":"Digitizer Error Extraction in the Nonlinearity Test.","venue":"ITC","pages":"757-762","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HsiehK94","doi":"10.1109/TEST.1994.528022","ee":"https://doi.org/10.1109/TEST.1994.528022","url":"https://dblp.org/rec/conf/itc/HsiehK94"}, "url":"URL#6790929" }, { "@score":"1", "@id":"6790930", "info":{"authors":{"author":[{"@pid":"70/3754","text":"Craig Hunter"},{"@pid":"36/5727","text":"Jeff Slaton"},{"@pid":"32/2453","text":"Jim Eno"},{"@pid":"59/2440","text":"Romesh M. Jessani"},{"@pid":"34/3041","text":"Carl Dietz"}]},"title":"The PowerPC 603TM Microprocessor: An Array Built-In Self-Test Mechanism.","venue":"ITC","pages":"388-394","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HunterSEJD94","doi":"10.1109/TEST.1994.527980","ee":"https://doi.org/10.1109/TEST.1994.527980","url":"https://dblp.org/rec/conf/itc/HunterSEJD94"}, "url":"URL#6790930" }, { "@score":"1", "@id":"6790931", "info":{"authors":{"author":[{"@pid":"70/3754","text":"Craig Hunter"},{"@pid":"33/1938","text":"E. Kofi Vida-Torku"},{"@pid":"65/270","text":"Johnny J. LeBlanc"}]},"title":"Balancing Structured and Ad-hoc Design for Test: Testing of the PowerPC 603TM Microprocessor.","venue":"ITC","pages":"76-83","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/HunterVL94","doi":"10.1109/TEST.1994.527938","ee":"https://doi.org/10.1109/TEST.1994.527938","url":"https://dblp.org/rec/conf/itc/HunterVL94"}, "url":"URL#6790931" }, { "@score":"1", "@id":"6790932", "info":{"authors":{"author":[{"@pid":"71/2489","text":"Mahesh A. Iyer"},{"@pid":"76/5323","text":"Miron Abramovici"}]},"title":"Sequentially Untestable Faults Identified Without Search ("Simple Implications Beat Exhaustive Search!").","venue":"ITC","pages":"259-266","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/IyerA94","doi":"10.1109/TEST.1994.527957","ee":"https://doi.org/10.1109/TEST.1994.527957","url":"https://dblp.org/rec/conf/itc/IyerA94"}, "url":"URL#6790932" }, { "@score":"1", "@id":"6790933", "info":{"authors":{"author":{"@pid":"99/2749","text":"Najmi T. Jarwala"}},"title":"Designing "Dual-Personality" IEEE 1149.1-Compliant Multi-Chip Modules.","venue":"ITC","pages":"446-455","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Jarwala94","doi":"10.1109/TEST.1994.527986","ee":"https://doi.org/10.1109/TEST.1994.527986","url":"https://dblp.org/rec/conf/itc/Jarwala94"}, "url":"URL#6790933" }, { "@score":"1", "@id":"6790934", "info":{"authors":{"author":{"@pid":"14/2","text":"Simon Johnson"}},"title":"Residual Charge on the Faulty Floating Gate MOS Transistor.","venue":"ITC","pages":"555-561","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Johnson94","doi":"10.1109/TEST.1994.527999","ee":"https://doi.org/10.1109/TEST.1994.527999","url":"https://dblp.org/rec/conf/itc/Johnson94"}, "url":"URL#6790934" }, { "@score":"1", "@id":"6790935", "info":{"authors":{"author":[{"@pid":"96/2404","text":"Rohit Kapur"},{"@pid":"27/487","text":"Srinivas Patil"},{"@pid":"57/6171","text":"Thomas J. Snethen"},{"@pid":"11/4264","text":"Thomas W. Williams"}]},"title":"Design of an Efficient Weighted-Random-Pattern Generation System.","venue":"ITC","pages":"491-500","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/KapurPSW94","doi":"10.1109/TEST.1994.527991","ee":"https://doi.org/10.1109/TEST.1994.527991","url":"https://dblp.org/rec/conf/itc/KapurPSW94"}, "url":"URL#6790935" }, { "@score":"1", "@id":"6790936", "info":{"authors":{"author":[{"@pid":"62/1443","text":"Mark G. Karpovsky"},{"@pid":"51/4990","text":"Vyacheslav N. Yarmolik"}]},"title":"Transparent Memory Testing for Pattern-Sensitive Faults.","venue":"ITC","pages":"860-869","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/KarpovskyY94","doi":"10.1109/TEST.1994.528033","ee":"https://doi.org/10.1109/TEST.1994.528033","url":"https://dblp.org/rec/conf/itc/KarpovskyY94"}, "url":"URL#6790936" }, { "@score":"1", "@id":"6790937", "info":{"authors":{"author":{"@pid":"91/2994","text":"Jerry Katz"}},"title":"A Case Study in the Use of Scan in microSparcTM Testing and Debug.","venue":"ITC","pages":"456-460","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Katz94","doi":"10.1109/TEST.1994.527987","ee":"https://doi.org/10.1109/TEST.1994.527987","url":"https://dblp.org/rec/conf/itc/Katz94"}, "url":"URL#6790937" }, { "@score":"1", "@id":"6790938", "info":{"authors":{"author":[{"@pid":"56/4946","text":"Kee Sup Kim"},{"@pid":"39/1953","text":"Len Schultz"}]},"title":"Multi-Frequency, Multi-Phase Scan Chain.","venue":"ITC","pages":"323-330","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/KimS94","doi":"10.1109/TEST.1994.527966","ee":"https://doi.org/10.1109/TEST.1994.527966","url":"https://dblp.org/rec/conf/itc/KimS94"}, "url":"URL#6790938" }, { "@score":"1", "@id":"6790939", "info":{"authors":{"author":[{"@pid":"75/1745","text":"Yasuhiro Konishi"},{"@pid":"84/11300","text":"Toshiyuki Ogawa"},{"@pid":"01/4283","text":"Masaki Kumanoya"}]},"title":"Testing 256k Word x 16 Bit Cache DRAM (CDRAM).","venue":"ITC","pages":"360","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/KonishiOK94","doi":"10.1109/TEST.1994.527970","ee":"https://doi.org/10.1109/TEST.1994.527970","url":"https://dblp.org/rec/conf/itc/KonishiOK94"}, "url":"URL#6790939" }, { "@score":"1", "@id":"6790940", "info":{"authors":{"author":{"@pid":"07/3431","text":"William R. Kosar"}},"title":"Detection and Correction of Systematic Type 1 Test Errors Through Concurrent Engineering.","venue":"ITC","pages":"531-538","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Kosar94","doi":"10.1109/TEST.1994.527996","ee":"https://doi.org/10.1109/TEST.1994.527996","url":"https://dblp.org/rec/conf/itc/Kosar94"}, "url":"URL#6790940" }, { "@score":"1", "@id":"6790941", "info":{"authors":{"author":[{"@pid":"79/1370","text":"Rolf Krieger"},{"@pid":"b/BerndBecker","text":"Bernd Becker 0001"},{"@pid":"76/3262","text":"Martin Keim"}]},"title":"A Hybrid Fault Simulator for Synchronous Sequential Circuits.","venue":"ITC","pages":"614-623","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/KriegerBK94","doi":"10.1109/TEST.1994.528006","ee":"https://doi.org/10.1109/TEST.1994.528006","url":"https://dblp.org/rec/conf/itc/KriegerBK94"}, "url":"URL#6790941" }, { "@score":"1", "@id":"6790942", "info":{"authors":{"author":{"@pid":"40/2548","text":"Eric Kushnick"}},"title":"Modular Mixed Signal Testing: High Speed or High Resolution.","venue":"ITC","pages":"286-290","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Kushnick94","doi":"10.1109/TEST.1994.527961","ee":"https://doi.org/10.1109/TEST.1994.527961","url":"https://dblp.org/rec/conf/itc/Kushnick94"}, "url":"URL#6790942" }, { "@score":"1", "@id":"6790943", "info":{"authors":{"author":[{"@pid":"55/2843","text":"Yves Langard"},{"@pid":"90/3931","text":"Jean-Luc Balat"},{"@pid":"66/6751","text":"Jacques Durand"}]},"title":"An Improved Method of ADC Jitter Measurement.","venue":"ITC","pages":"763-770","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/LangardBD94","doi":"10.1109/TEST.1994.528023","ee":"https://doi.org/10.1109/TEST.1994.528023","url":"https://dblp.org/rec/conf/itc/LangardBD94"}, "url":"URL#6790943" }, { "@score":"1", "@id":"6790944", "info":{"authors":{"author":[{"@pid":"35/6375","text":"Duy Le"},{"@pid":"93/7018","text":"Ivan Karolik"},{"@pid":"83/1185","text":"Ronald Smith"},{"@pid":"40/3326","text":"A. J. Mcgovern"},{"@pid":"41/6253","text":"Chyral Curette"},{"@pid":"86/1217","text":"Joseph Ulbin"},{"@pid":"24/597","text":"Michael Zarubaiko"},{"@pid":"88/1358","text":"Charles Henry"},{"@pid":"69/606","text":"Lewis Stevens"}]},"title":"Environmental Stress Testing with Boundary-Scan.","venue":"ITC","pages":"307-313","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/LeKSMCUZHS94","doi":"10.1109/TEST.1994.527964","ee":"https://doi.org/10.1109/TEST.1994.527964","url":"https://dblp.org/rec/conf/itc/LeKSMCUZHS94"}, "url":"URL#6790944" }, { "@score":"1", "@id":"6790945", "info":{"authors":{"author":{"@pid":"62/4047","text":"Wha-Joon Lee"}},"title":"Testing Issues on High Speed Synchronous DRAMs.","venue":"ITC","pages":"363","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Lee94","doi":"10.1109/TEST.1994.527973","ee":"https://doi.org/10.1109/TEST.1994.527973","url":"https://dblp.org/rec/conf/itc/Lee94"}, "url":"URL#6790945" }, { "@score":"1", "@id":"6790946", "info":{"authors":{"author":[{"@pid":"21/293","text":"J. Th. van der Linden"},{"@pid":"k/MHKonijnenburg","text":"M. H. Konijnenburg"},{"@pid":"06/6388","text":"Ad J. van de Goor"}]},"title":"Parallel Pattern Fast Fault Simulation for Three-State Circuits and Bidirectional I/O.","venue":"ITC","pages":"604-613","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/LindenKG94","doi":"10.1109/TEST.1994.528005","ee":"https://doi.org/10.1109/TEST.1994.528005","url":"https://dblp.org/rec/conf/itc/LindenKG94"}, "url":"URL#6790946" }, { "@score":"1", "@id":"6790947", "info":{"authors":{"author":{"@pid":"18/6652","text":"John D. Lofgren"}},"title":"A Generic Test and Maintenance Node for Embedded System Test.","venue":"ITC","pages":"143-153","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Lofgren94","doi":"10.1109/TEST.1994.528534","ee":"https://doi.org/10.1109/TEST.1994.528534","url":"https://dblp.org/rec/conf/itc/Lofgren94"}, "url":"URL#6790947" }, { "@score":"1", "@id":"6790948", "info":{"authors":{"author":[{"@pid":"12/4325","text":"Yunsheng Lu"},{"@pid":"01/5625","text":"Weiwei Mao"},{"@pid":"94/4956","text":"Ramaswami Dandapani"},{"@pid":"49/3131","text":"Ravi K. Gulati"}]},"title":"Structure and Metrology for a Single-wire Analog.","venue":"ITC","pages":"919-928","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/LuMDG94","doi":"10.1109/TEST.1994.528041","ee":"https://doi.org/10.1109/TEST.1994.528041","url":"https://dblp.org/rec/conf/itc/LuMDG94"}, "url":"URL#6790948" }, { "@score":"1", "@id":"6790949", "info":{"authors":{"author":[{"@pid":"78/1344","text":"A. K. Lu"},{"@pid":"02/2280","text":"Gordon W. Roberts"}]},"title":"An Analog Multi-Tone Signal Generator for Built-In Self-Test Applications.","venue":"ITC","pages":"650-659","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/LuR94","doi":"10.1109/TEST.1994.528010","ee":"https://doi.org/10.1109/TEST.1994.528010","url":"https://dblp.org/rec/conf/itc/LuR94"}, "url":"URL#6790949" }, { "@score":"1", "@id":"6790950", "info":{"authors":{"author":{"@pid":"06/662","text":"Wojciech Maly"}},"title":"Integration of Design, Manufacturing and Testing.","venue":"ITC","pages":"1017","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Maly94","doi":"10.1109/TEST.1994.528051","ee":"https://doi.org/10.1109/TEST.1994.528051","url":"https://dblp.org/rec/conf/itc/Maly94"}, "url":"URL#6790950" }, { "@score":"1", "@id":"6790951", "info":{"authors":{"author":[{"@pid":"36/6150","text":"Hans A. R. Manhaeve"},{"@pid":"09/3684","text":"Paul L. Wrighton"},{"@pid":"97/732","text":"Jos van Sas"},{"@pid":"45/5163","text":"Urbain Swerts"}]},"title":"An Off-chip IDDQ Current Measurement Unit for Telecommunication ASICs.","venue":"ITC","pages":"203-212","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ManhaeveWSS94","doi":"10.1109/TEST.1994.527951","ee":"https://doi.org/10.1109/TEST.1994.527951","url":"https://dblp.org/rec/conf/itc/ManhaeveWSS94"}, "url":"URL#6790951" }, { "@score":"1", "@id":"6790952", "info":{"authors":{"author":[{"@pid":"08/774","text":"John A. Masciola"},{"@pid":"93/741","text":"Gerald K. Morgan"},{"@pid":"64/7","text":"Geoffrey L. Templeton"}]},"title":"A Software Architecture for Mixed-Signal Functional Testing.","venue":"ITC","pages":"580-586","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/MasciolaMT94","doi":"10.1109/TEST.1994.528002","ee":"https://doi.org/10.1109/TEST.1994.528002","url":"https://dblp.org/rec/conf/itc/MasciolaMT94"}, "url":"URL#6790952" }, { "@score":"1", "@id":"6790953", "info":{"authors":{"author":{"@pid":"07/6991","text":"Gregory A. Maston"}},"title":"A Procedural Interface to Test.","venue":"ITC","pages":"587-593","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Maston94","doi":"10.1109/TEST.1994.528003","ee":"https://doi.org/10.1109/TEST.1994.528003","url":"https://dblp.org/rec/conf/itc/Maston94"}, "url":"URL#6790953" }, { "@score":"1", "@id":"6790954", "info":{"authors":{"author":{"@pid":"10/2522","text":"Solomon Max"}},"title":"Ensuring System Traceability to International Standards.","venue":"ITC","pages":"471-480","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Max94","doi":"10.1109/TEST.1994.527989","ee":"https://doi.org/10.1109/TEST.1994.527989","url":"https://dblp.org/rec/conf/itc/Max94"}, "url":"URL#6790954" }, { "@score":"1", "@id":"6790955", "info":{"authors":{"author":[{"@pid":"05/6455","text":"Peter C. Maxwell"},{"@pid":"85/5197","text":"Robert C. Aitken"},{"@pid":"43/4429","text":"Leendert M. Huisman"}]},"title":"The Effect on Quality of Non-Uniform Fault Coverage and Fault Probability.","venue":"ITC","pages":"739-746","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/MaxwellAH94","doi":"10.1109/TEST.1994.528020","ee":"https://doi.org/10.1109/TEST.1994.528020","url":"https://dblp.org/rec/conf/itc/MaxwellAH94"}, "url":"URL#6790955" }, { "@score":"1", "@id":"6790956", "info":{"authors":{"author":[{"@pid":"a/AnnelieseAmschlerAndrews","text":"Anneliese von Mayrhauser"},{"@pid":"94/3202","text":"Jeff Walls"},{"@pid":"44/206","text":"Richard T. Mraz"}]},"title":"Sleuth: A Domain-Based Testing Tool.","venue":"ITC","pages":"840-849","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/MayrhauserWM94","doi":"10.1109/TEST.1994.528031","ee":"https://doi.org/10.1109/TEST.1994.528031","url":"https://dblp.org/rec/conf/itc/MayrhauserWM94"}, "url":"URL#6790956" }, { "@score":"1", "@id":"6790957", "info":{"authors":{"author":{"@pid":"96/112","text":"Patrick F. McHugh"}},"title":"The IEEE P1149.5 MTM-Bus, A Backplane Test and Initialization Interface.","venue":"ITC","pages":"1020","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/McHugh94","doi":"10.1109/TEST.1994.528054","ee":"https://doi.org/10.1109/TEST.1994.528054","url":"https://dblp.org/rec/conf/itc/McHugh94"}, "url":"URL#6790957" }, { "@score":"1", "@id":"6790958", "info":{"authors":{"author":{"@pid":"73/4319","text":"Gordon R. McLeod"}},"title":"Built-in System Test and Fault Location.","venue":"ITC","pages":"291-299","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/McLeod94","doi":"10.1109/TEST.1994.527962","ee":"https://doi.org/10.1109/TEST.1994.527962","url":"https://dblp.org/rec/conf/itc/McLeod94"}, "url":"URL#6790958" }, { "@score":"1", "@id":"6790959", "info":{"authors":{"author":{"@pid":"31/4256","text":"Timothy J. Moore"}},"title":"A Test Process Optimization and Cost Modeling Tool.","venue":"ITC","pages":"103-110","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Moore94","doi":"10.1109/TEST.1994.527941","ee":"https://doi.org/10.1109/TEST.1994.527941","url":"https://dblp.org/rec/conf/itc/Moore94"}, "url":"URL#6790959" }, { "@score":"1", "@id":"6790960", "info":{"authors":{"author":[{"@pid":"27/2523","text":"Debaditya Mukherjee"},{"@pid":"p/MassoudPedram","text":"Massoud Pedram"},{"@pid":"b/MelvinABreuer","text":"Melvin A. Breuer"}]},"title":"Control Strategies for Chip-Based DFT/BIST Hardware.","venue":"ITC","pages":"893-902","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/MukherjeePB94","doi":"10.1109/TEST.1994.528037","ee":"https://doi.org/10.1109/TEST.1994.528037","url":"https://dblp.org/rec/conf/itc/MukherjeePB94"}, "url":"URL#6790960" }, { "@score":"1", "@id":"6790961", "info":{"authors":{"author":{"@pid":"75/306","text":"Marc Mydill"}},"title":"A Test-System Architecture to Reduce Transmission Line Effects During High-Speed Testing.","venue":"ITC","pages":"701-709","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Mydill94","doi":"10.1109/TEST.1994.528016","ee":"https://doi.org/10.1109/TEST.1994.528016","url":"https://dblp.org/rec/conf/itc/Mydill94"}, "url":"URL#6790961" }, { "@score":"1", "@id":"6790962", "info":{"authors":{"author":{"@pid":"o/AJeffersonOffutt","text":"A. Jefferson Offutt"}},"title":"A Practical System for Mutation Testing: Help for the Common Programmer.","venue":"ITC","pages":"824-830","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Offutt94","doi":"10.1109/TEST.1994.528535","ee":"https://doi.org/10.1109/TEST.1994.528535","url":"https://dblp.org/rec/conf/itc/Offutt94"}, "url":"URL#6790962" }, { "@score":"1", "@id":"6790963", "info":{"authors":{"author":[{"@pid":"52/3833","text":"Sangchul Oh"},{"@pid":"43/5268","text":"Jae-Ho Kim"},{"@pid":"69/2285","text":"Ho-Jeong Choi"},{"@pid":"13/6458","text":"Si-Don Choi"},{"@pid":"24/5052","text":"Ki Tae Park"},{"@pid":"43/3065","text":"Jong-Woo Park"},{"@pid":"62/4047","text":"Wha-Joon Lee"}]},"title":"Automatic Failure-Analysis System for High-Density DRAM.","venue":"ITC","pages":"526-530","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/OhKCCPPL94","doi":"10.1109/TEST.1994.527995","ee":"https://doi.org/10.1109/TEST.1994.527995","url":"https://dblp.org/rec/conf/itc/OhKCCPPL94"}, "url":"URL#6790963" }, { "@score":"1", "@id":"6790964", "info":{"authors":{"author":[{"@pid":"96/3437","text":"Gregory W. Papadeas"},{"@pid":"85/5724","text":"David Gauthier"}]},"title":"An On-Line Data Collection and Analysis System for VLSI Devices at Wafer Probe and Final Test.","venue":"ITC","pages":"771-780","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/PapadeasG94","doi":"10.1109/TEST.1994.528024","ee":"https://doi.org/10.1109/TEST.1994.528024","url":"https://dblp.org/rec/conf/itc/PapadeasG94"}, "url":"URL#6790964" }, { "@score":"1", "@id":"6790965", "info":{"authors":{"author":{"@pid":"66/6701","text":"Kenneth P. Parker"}},"title":"Observations on the 1149.x Family of Standards.","venue":"ITC","pages":"1023","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Parker94","doi":"10.1109/TEST.1994.528057","ee":"https://doi.org/10.1109/TEST.1994.528057","url":"https://dblp.org/rec/conf/itc/Parker94"}, "url":"URL#6790965" }, { "@score":"1", "@id":"6790966", "info":{"authors":{"author":{"@pid":"91/674","text":"Dennis Petrich"}},"title":"Achieving +/-30ps Accuracy in the ATE Environment.","venue":"ITC","pages":"691-700","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Petrich94","doi":"10.1109/TEST.1994.528015","ee":"https://doi.org/10.1109/TEST.1994.528015","url":"https://dblp.org/rec/conf/itc/Petrich94"}, "url":"URL#6790966" }, { "@score":"1", "@id":"6790967", "info":{"authors":{"author":[{"@pid":"86/6104","text":"Edward B. Pitty"},{"@pid":"88/2674","text":"Denis Martin"},{"@pid":"97/2866","text":"Hi-Kyeung Tony Ma"}]},"title":"A Simulation-Based Protocol-Driven Scan-Test-Design Rule Checker.","venue":"ITC","pages":"999-1006","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/PittyMM94","doi":"10.1109/TEST.1994.528049","ee":"https://doi.org/10.1109/TEST.1994.528049","url":"https://dblp.org/rec/conf/itc/PittyMM94"}, "url":"URL#6790967" }, { "@score":"1", "@id":"6790968", "info":{"authors":{"author":[{"@pid":"p/IrithPomeranz","text":"Irith Pomeranz"},{"@pid":"r/SudhakarMReddy","text":"Sudhakar M. Reddy"}]},"title":"On Achieving Complete Testability of Synchronous Sequential Circuits with Synchronizing Sequences.","venue":"ITC","pages":"1007-1016","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/PomeranzR94","doi":"10.1109/TEST.1994.528050","ee":"https://doi.org/10.1109/TEST.1994.528050","url":"https://dblp.org/rec/conf/itc/PomeranzR94"}, "url":"URL#6790968" }, { "@score":"1", "@id":"6790969", "info":{"authors":{"author":{"@pid":"77/1151","text":"Kenneth E. Posse"}},"title":"Multichip Module Testing Methodologies: What's In; What's Not.","venue":"ITC","pages":"366","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Posse94","doi":"10.1109/TEST.1994.527976","ee":"https://doi.org/10.1109/TEST.1994.527976","url":"https://dblp.org/rec/conf/itc/Posse94"}, "url":"URL#6790969" }, { "@score":"1", "@id":"6790970", "info":{"authors":{"author":[{"@pid":"p/DhirajKPradhan","text":"Dhiraj K. Pradhan"},{"@pid":"71/634","text":"Mitrajit Chatterjee"}]},"title":"GLFSR - A New Test Pattern Generator for Built-In Self-Test.","venue":"ITC","pages":"481-490","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/PradhanC94","doi":"10.1109/TEST.1994.527990","ee":"https://doi.org/10.1109/TEST.1994.527990","url":"https://dblp.org/rec/conf/itc/PradhanC94"}, "url":"URL#6790970" }, { "@score":"1", "@id":"6790971", "info":{"authors":{"author":[{"@pid":"60/3110","text":"Paolo Prinetto"},{"@pid":"35/3262","text":"Maurizio Rebaudengo"},{"@pid":"r/MatteoSonzaReorda","text":"Matteo Sonza Reorda"}]},"title":"An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms.","venue":"ITC","pages":"240-249","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/PrinettoRR94","doi":"10.1109/TEST.1994.527955","ee":"https://doi.org/10.1109/TEST.1994.527955","url":"https://dblp.org/rec/conf/itc/PrinettoRR94"}, "url":"URL#6790971" }, { "@score":"1", "@id":"6790972", "info":{"authors":{"author":{"@pid":"22/2737","text":"Lina Prokopchak"}},"title":"Development of a Solution for Achieving Known-Good-Die.","venue":"ITC","pages":"15-21","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Prokopchak94","doi":"10.1109/TEST.1994.527931","ee":"https://doi.org/10.1109/TEST.1994.527931","url":"https://dblp.org/rec/conf/itc/Prokopchak94"}, "url":"URL#6790972" }, { "@score":"1", "@id":"6790973", "info":{"authors":{"author":[{"@pid":"07/2753","text":"R. S. Ramchandani"},{"@pid":"t/DonaldEThomas","text":"Donald E. Thomas"}]},"title":"Behavioral-Test Generation using Mixed-Integer Non-linear Programming.","venue":"ITC","pages":"958-967","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/RamchandaniT94","doi":"10.1109/TEST.1994.528045","ee":"https://doi.org/10.1109/TEST.1994.528045","url":"https://dblp.org/rec/conf/itc/RamchandaniT94"}, "url":"URL#6790973" }, { "@score":"1", "@id":"6790974", "info":{"authors":{"author":[{"@pid":"35/3137","text":"Douglas W. Raymond"},{"@pid":"12/902","text":"Dominic F. Haigh"},{"@pid":"93/3055","text":"Ray Bodick"},{"@pid":"98/5656","text":"Barbara Ryan"},{"@pid":"32/4942","text":"Dale McCombs"}]},"title":"Non-Volatile Programmable Devices and In-Circuit Test.","venue":"ITC","pages":"817-823","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/RaymondHBRM94","doi":"10.1109/TEST.1994.528029","ee":"https://doi.org/10.1109/TEST.1994.528029","url":"https://dblp.org/rec/conf/itc/RaymondHBRM94"}, "url":"URL#6790974" }, { "@score":"1", "@id":"6790975", "info":{"authors":{"author":[{"@pid":"35/3137","text":"Douglas W. Raymond"},{"@pid":"06/133","text":"Philip J. Stringer"},{"@pid":"81/6788","text":"Harold W. Ng"},{"@pid":"92/4754","text":"Michael Mitsumata"},{"@pid":"89/6496","text":"Robert Burk"}]},"title":"Goal-Directed Vector Generation Using Sample ICs.","venue":"ITC","pages":"802-810","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/RaymondSNMB94","doi":"10.1109/TEST.1994.528027","ee":"https://doi.org/10.1109/TEST.1994.528027","url":"https://dblp.org/rec/conf/itc/RaymondSNMB94"}, "url":"URL#6790975" }, { "@score":"1", "@id":"6790976", "info":{"authors":{"author":{"@pid":"22/1833","text":"Gordon D. Robinson"}},"title":"NAND Trees Accurately Diagnose Board-Level Pin Faults.","venue":"ITC","pages":"811-816","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Robinson94","doi":"10.1109/TEST.1994.528028","ee":"https://doi.org/10.1109/TEST.1994.528028","url":"https://dblp.org/rec/conf/itc/Robinson94"}, "url":"URL#6790976" }, { "@score":"1", "@id":"6790977", "info":{"authors":{"author":{"@pid":"09/1895","text":"Kamalesh N. Ruparel"}},"title":"Benchmarking.","venue":"ITC","pages":"364","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Ruparel94","doi":"10.1109/TEST.1994.527974","ee":"https://doi.org/10.1109/TEST.1994.527974","url":"https://dblp.org/rec/conf/itc/Ruparel94"}, "url":"URL#6790977" }, { "@score":"1", "@id":"6790978", "info":{"authors":{"author":{"@pid":"55/217","text":"Ralph Sanchez"}},"title":"Concurrent Engineering with DFT in the Digital System: A Parallel Process.","venue":"ITC","pages":"879-886","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Sanchez94","doi":"10.1109/TEST.1994.528035","ee":"https://doi.org/10.1109/TEST.1994.528035","url":"https://dblp.org/rec/conf/itc/Sanchez94"}, "url":"URL#6790978" }, { "@score":"1", "@id":"6790979", "info":{"authors":{"author":[{"@pid":"48/5533","text":"Takashi Sekino"},{"@pid":"15/473","text":"Toshiyuki Okayasu"}]},"title":"Ultra Hi-Speed Pin-Electronics and Test Station Using GaAs IC.","venue":"ITC","pages":"683-690","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SekinoO94","doi":"10.1109/TEST.1994.528014","ee":"https://doi.org/10.1109/TEST.1994.528014","url":"https://dblp.org/rec/conf/itc/SekinoO94"}, "url":"URL#6790979" }, { "@score":"1", "@id":"6790980", "info":{"authors":{"author":[{"@pid":"84/1529","text":"Mustapha Slamani"},{"@pid":"88/6578","text":"Bozena Kaminska"},{"@pid":"61/5466","text":"Guy Quesnel"}]},"title":"An Integrated Approach for Analog Ciruit Testing with a Minmum Number of Detected Parameters.","venue":"ITC","pages":"631-640","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SlamaniKQ94","doi":"10.1109/TEST.1994.528008","ee":"https://doi.org/10.1109/TEST.1994.528008","url":"https://dblp.org/rec/conf/itc/SlamaniKQ94"}, "url":"URL#6790980" }, { "@score":"1", "@id":"6790981", "info":{"authors":{"author":[{"@pid":"91/1828","text":"Ewa Sokolowska"},{"@pid":"88/6578","text":"Bozena Kaminska"}]},"title":"Application of Optoelectronic Techniques to High Speed Testing.","venue":"ITC","pages":"710-719","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SokolowskaK94","doi":"10.1109/TEST.1994.528017","ee":"https://doi.org/10.1109/TEST.1994.528017","url":"https://dblp.org/rec/conf/itc/SokolowskaK94"}, "url":"URL#6790981" }, { "@score":"1", "@id":"6790982", "info":{"authors":{"author":{"@pid":"83/1136","text":"Kent Stalnaker"}},"title":"Practical Test Methods for Verification of the EDRAM.","venue":"ITC","pages":"362","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Stalnaker94","doi":"10.1109/TEST.1994.527972","ee":"https://doi.org/10.1109/TEST.1994.527972","url":"https://dblp.org/rec/conf/itc/Stalnaker94"}, "url":"URL#6790982" }, { "@score":"1", "@id":"6790983", "info":{"authors":{"author":{"@pid":"87/905","text":"Don Sterba"}},"title":"Potential Solutions for Benchmarking Issues.","venue":"ITC","pages":"365","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Sterba94","doi":"10.1109/TEST.1994.527975","ee":"https://doi.org/10.1109/TEST.1994.527975","url":"https://dblp.org/rec/conf/itc/Sterba94"}, "url":"URL#6790983" }, { "@score":"1", "@id":"6790984", "info":{"authors":{"author":[{"@pid":"50/6036","text":"Olaf Stern"},{"@pid":"02/1297","text":"Hans-Joachim Wunderlich"}]},"title":"Simulation Results of an Efficient Defect-Analysis Procedure.","venue":"ITC","pages":"729-738","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SternW94","doi":"10.1109/TEST.1994.528019","ee":"https://doi.org/10.1109/TEST.1994.528019","url":"https://dblp.org/rec/conf/itc/SternW94"}, "url":"URL#6790984" }, { "@score":"1", "@id":"6790985", "info":{"authors":{"author":[{"@pid":"46/4469","text":"Thomas M. Storey"},{"@pid":"96/4950","text":"C. Lapihuska"},{"@pid":"52/6994","text":"E. Atwood"},{"@pid":"79/523","text":"L. Su"}]},"title":"A Test Methodology to Support an ASEM MCM Foundry.","venue":"ITC","pages":"426-435","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/StoreyLAS94","doi":"10.1109/TEST.1994.527984","ee":"https://doi.org/10.1109/TEST.1994.527984","url":"https://dblp.org/rec/conf/itc/StoreyLAS94"}, "url":"URL#6790985" }, { "@score":"1", "@id":"6790986", "info":{"authors":{"author":[{"@pid":"53/5546","text":"Albrecht P. Stroele"},{"@pid":"02/1297","text":"Hans-Joachim Wunderlich"}]},"title":"Configuring Flip-Flops to BIST Registers.","venue":"ITC","pages":"939-948","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/StroeleW94","doi":"10.1109/TEST.1994.528043","ee":"https://doi.org/10.1109/TEST.1994.528043","url":"https://dblp.org/rec/conf/itc/StroeleW94"}, "url":"URL#6790986" }, { "@score":"1", "@id":"6790987", "info":{"authors":{"author":[{"@pid":"47/4961","text":"Chauchin Su"},{"@pid":"01/2879","text":"Kychin Hwang"},{"@pid":"15/534","text":"Shyh-Jye Jou"}]},"title":"An IDDQ Based Built-in Concurrent Test Technique for Interconnects in a Boundary-Scan Environment.","venue":"ITC","pages":"670-676","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SuHJ94","doi":"10.1109/TEST.1994.528012","ee":"https://doi.org/10.1109/TEST.1994.528012","url":"https://dblp.org/rec/conf/itc/SuHJ94"}, "url":"URL#6790987" }, { "@score":"1", "@id":"6790988", "info":{"authors":{"author":[{"@pid":"17/4056","text":"Yuning Sun"},{"@pid":"60/2139","text":"Xiaoming Wang"},{"@pid":"15/2376","text":"Wanchun Shi"}]},"title":"An Intelligent Software-Integrated Environment of IC Testing.","venue":"ITC","pages":"594-603","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/SunWS94","doi":"10.1109/TEST.1994.528004","ee":"https://doi.org/10.1109/TEST.1994.528004","url":"https://dblp.org/rec/conf/itc/SunWS94"}, "url":"URL#6790988" }, { "@score":"1", "@id":"6790989", "info":{"authors":{"author":[{"@pid":"65/4414","text":"Mick Tegethoff"},{"@pid":"74/1080","text":"Tom Chen 0001"}]},"title":"Defects, Fault Coverage, Yield and Cost in Board Manufacturing.","venue":"ITC","pages":"539-547","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/TegethoffC94","doi":"10.1109/TEST.1994.527997","ee":"https://doi.org/10.1109/TEST.1994.527997","url":"https://dblp.org/rec/conf/itc/TegethoffC94"}, "url":"URL#6790989" }, { "@score":"1", "@id":"6790990", "info":{"authors":{"author":[{"@pid":"65/4414","text":"Mick Tegethoff"},{"@pid":"74/1080","text":"Tom Chen 0001"}]},"title":"Manufacturing-Test Simulator: A Concurrent-Engineering Tool for Boards and MCMs.","venue":"ITC","pages":"903-910","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/TegethoffC94a","doi":"10.1109/TEST.1994.528039","ee":"https://doi.org/10.1109/TEST.1994.528039","url":"https://dblp.org/rec/conf/itc/TegethoffC94a"}, "url":"URL#6790990" }, { "@score":"1", "@id":"6790991", "info":{"authors":{"author":[{"@pid":"69/6648","text":"Nur A. Touba"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"Automated Logic Synthesis of Random-Pattern-Testable Circuits.","venue":"ITC","pages":"174-183","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ToubaM94","doi":"10.1109/TEST.1994.527948","ee":"https://doi.org/10.1109/TEST.1994.527948","url":"https://dblp.org/rec/conf/itc/ToubaM94"}, "url":"URL#6790991" }, { "@score":"1", "@id":"6790992", "info":{"authors":{"author":[{"@pid":"45/3476","text":"Toshiaki Ueno"},{"@pid":"63/6793","text":"You Kondoh"}]},"title":"Membrane Prove Technology for MCM Known-Good-Die.","venue":"ITC","pages":"22-29","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/UenoK94","doi":"10.1109/TEST.1994.527932","ee":"https://doi.org/10.1109/TEST.1994.527932","url":"https://dblp.org/rec/conf/itc/UenoK94"}, "url":"URL#6790992" }, { "@score":"1", "@id":"6790993", "info":{"authors":{"author":[{"@pid":"98/4212","text":"Bill Underwood"},{"@pid":"71/3236","text":"Wai-On Law"},{"@pid":"369/5778","text":"Sungho Kang"},{"@pid":"85/3321","text":"Haluk Konuk"}]},"title":"Fastpath: A Path-Delay Test Generator for Standard Scan Designs.","venue":"ITC","pages":"154-163","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/UnderwoodLKK94","doi":"10.1109/TEST.1994.527946","ee":"https://doi.org/10.1109/TEST.1994.527946","url":"https://dblp.org/rec/conf/itc/UnderwoodLKK94"}, "url":"URL#6790993" }, { "@score":"1", "@id":"6790994", "info":{"authors":{"author":{"@pid":"54/1993","text":"Prab Varma"}},"title":"On Path-Delay Testing in a Standard Scan Environment.","venue":"ITC","pages":"164-173","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Varma94","doi":"10.1109/TEST.1994.527947","ee":"https://doi.org/10.1109/TEST.1994.527947","url":"https://dblp.org/rec/conf/itc/Varma94"}, "url":"URL#6790994" }, { "@score":"1", "@id":"6790995", "info":{"authors":{"author":[{"@pid":"13/1585","text":"Harald P. E. Vranken"},{"@pid":"99/6184","text":"M. P. J. Stevens"},{"@pid":"82/2679","text":"M. T. M. Segers"},{"@pid":"88/2448","text":"J. H. M. M. van Rhee"}]},"title":"System-Level Testability of Hardware/Software Systems.","venue":"ITC","pages":"134-142","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/VrankenSSR94","doi":"10.1109/TEST.1994.527945","ee":"https://doi.org/10.1109/TEST.1994.527945","url":"https://dblp.org/rec/conf/itc/VrankenSSR94"}, "url":"URL#6790995" }, { "@score":"1", "@id":"6790996", "info":{"authors":{"author":[{"@pid":"02/1412","text":"Seongmoon Wang"},{"@pid":"g/SandeepKGupta","text":"Sandeep K. Gupta 0001"}]},"title":"ATPG for Heat Dissipation Minimization During Test Application.","venue":"ITC","pages":"250-258","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/WangG94","doi":"10.1109/TEST.1994.527956","ee":"https://doi.org/10.1109/TEST.1994.527956","url":"https://dblp.org/rec/conf/itc/WangG94"}, "url":"URL#6790996" }, { "@score":"1", "@id":"6790997", "info":{"authors":{"author":[{"@pid":"03/6968","text":"Jalal A. Wehbeh"},{"@pid":"44/5557","text":"Daniel G. Saab"}]},"title":"On the Initialization of Sequential Circuits.","venue":"ITC","pages":"233-239","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/WehbehS94","doi":"10.1109/TEST.1994.527954","ee":"https://doi.org/10.1109/TEST.1994.527954","url":"https://dblp.org/rec/conf/itc/WehbehS94"}, "url":"URL#6790997" }, { "@score":"1", "@id":"6790998", "info":{"authors":{"author":[{"@pid":"18/5330","text":"Donald L. Wheater"},{"@pid":"35/5717","text":"Phil Nigh"},{"@pid":"68/5091","text":"Jeanne Trinko Mechler"},{"@pid":"58/2514","text":"Luke Lacroix"}]},"title":"ASIC Test Cost/Strategy Trade-offs.","venue":"ITC","pages":"93-102","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/WheaterNML94","doi":"10.1109/TEST.1994.527940","ee":"https://doi.org/10.1109/TEST.1994.527940","url":"https://dblp.org/rec/conf/itc/WheaterNML94"}, "url":"URL#6790998" }, { "@score":"1", "@id":"6790999", "info":{"authors":{"author":{"@pid":"28/2891","text":"Lee Whetsel"}},"title":"An Approach to Accelerate Scan Testing in IEEE 1149.1 Architectures.","venue":"ITC","pages":"314-322","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Whetsel94","doi":"10.1109/TEST.1994.527965","ee":"https://doi.org/10.1109/TEST.1994.527965","url":"https://dblp.org/rec/conf/itc/Whetsel94"}, "url":"URL#6790999" }, { "@score":"1", "@id":"6791000", "info":{"authors":{"author":{"@pid":"28/2891","text":"Lee Whetsel"}},"title":"Navigating Test Access in Systems.","venue":"ITC","pages":"1018","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/Whetsel94a","doi":"10.1109/TEST.1994.528052","ee":"https://doi.org/10.1109/TEST.1994.528052","url":"https://dblp.org/rec/conf/itc/Whetsel94a"}, "url":"URL#6791000" }, { "@score":"1", "@id":"6791001", "info":{"authors":{"author":{"@pid":"83/5836","text":"Walt Wilson"}},"title":"Faster, Better, Cheaper: What Does This Mean For The Test Industry?","venue":"ITC","pages":"13","year":"1994","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Wilson94","url":"https://dblp.org/rec/conf/itc/Wilson94"}, "url":"URL#6791001" }, { "@score":"1", "@id":"6791002", "info":{"authors":{"author":[{"@pid":"89/2522","text":"Didier Wimmers"},{"@pid":"25/1730","text":"Kris Sakaitani"},{"@pid":"36/6081","text":"Burnell G. West"}]},"title":"500-MHz Testing on a 100-MHz Tester.","venue":"ITC","pages":"273-278","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/WimmersSW94","doi":"10.1109/TEST.1994.527959","ee":"https://doi.org/10.1109/TEST.1994.527959","url":"https://dblp.org/rec/conf/itc/WimmersSW94"}, "url":"URL#6791002" }, { "@score":"1", "@id":"6791003", "info":{"authors":{"author":[{"@pid":"51/4990","text":"Vyacheslav N. Yarmolik"},{"@pid":"70/5855","text":"Michael Nicolaidis"},{"@pid":"85/1193","text":"O. Kebichi"}]},"title":"Aliasing-free Signature Analysis for RAM BIST.","venue":"ITC","pages":"368-377","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/YarmolikNK94","doi":"10.1109/TEST.1994.527978","ee":"https://doi.org/10.1109/TEST.1994.527978","url":"https://dblp.org/rec/conf/itc/YarmolikNK94"}, "url":"URL#6791003" }, { "@score":"1", "@id":"6791004", "info":{"authors":{"author":[{"@pid":"53/2121","text":"Hwei Yin"},{"@pid":"b/JamesMBieman","text":"James M. Bieman"}]},"title":"Improving Software Testability with Assertion Insertion.","venue":"ITC","pages":"831-839","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/YinB94","doi":"10.1109/TEST.1994.528030","ee":"https://doi.org/10.1109/TEST.1994.528030","url":"https://dblp.org/rec/conf/itc/YinB94"}, "url":"URL#6791004" }, { "@score":"1", "@id":"6791005", "info":{"authors":{"author":[{"@pid":"08/3972","text":"Yervant Zorian"},{"@pid":"06/6388","text":"Ad J. van de Goor"},{"@pid":"89/4920","text":"Ivo Schanstra"}]},"title":"An Effective BIST Scheme for Ring-Address Type FIFOs.","venue":"ITC","pages":"378-387","year":"1994","type":"Conference and Workshop Papers","access":"closed","key":"conf/itc/ZorianGS94","doi":"10.1109/TEST.1994.527979","ee":"https://doi.org/10.1109/TEST.1994.527979","url":"https://dblp.org/rec/conf/itc/ZorianGS94"}, "url":"URL#6791005" }, { "@score":"1", "@id":"6798035", "info":{"title":"Proceedings IEEE International Test Conference 1994, TEST: The Next 25 Years, Washington, DC, USA, October 2-6, 1994","publisher":"IEEE Computer Society","year":"1994","type":"Editorship","key":"conf/itc/1994","ee":"https://ieeexplore.ieee.org/xpl/conhome/4035/proceeding","url":"https://dblp.org/rec/conf/itc/1994"}, "url":"URL#6798035" } ] } } } )