callback( { "result":{ "query":":facetid:toc:\"db/conf/itc/itc1986.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"204.46" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"143", "@dc":"143", "@oc":"143", "@id":"43410272", "text":":facetid:toc:db/conf/itc/itc1986.bht" } }, "hits":{ "@total":"143", "@computed":"143", "@sent":"143", "@first":"0", "hit":[{ "@score":"1", "@id":"7034436", "info":{"authors":{"author":[{"@pid":"85/1962","text":"Magdy S. Abadir"},{"@pid":"b/MelvinABreuer","text":"Melvin A. Breuer"}]},"title":"Scan Path with Look Ahead Shifting (SPLASH).","venue":"ITC","pages":"696-704","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/AbadirB86","url":"https://dblp.org/rec/conf/itc/AbadirB86"}, "url":"URL#7034436" }, { "@score":"1", "@id":"7034437", "info":{"authors":{"author":[{"@pid":"05/4326","text":"M. Aghazadeh"},{"@pid":"77/5137","text":"M. Kirschner"}]},"title":"Transient Thermal Characteristics of VLSI Devices : Evaluation and Application.","venue":"ITC","pages":"428-434","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/AghazadehK86","url":"https://dblp.org/rec/conf/itc/AghazadehK86"}, "url":"URL#7034437" }, { "@score":"1", "@id":"7034438", "info":{"authors":{"author":[{"@pid":"59/2845","text":"Vishwani D. Agrawal"},{"@pid":"m/MRayMercer","text":"M. Ray Mercer"}]},"title":"Deterministic Versus Random Testing.","venue":"ITC","pages":"718","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/AgrawalM86","url":"https://dblp.org/rec/conf/itc/AgrawalM86"}, "url":"URL#7034438" }, { "@score":"1", "@id":"7034439", "info":{"authors":{"author":{"@pid":"32/5992","text":"Sheldon B. Akers"}},"title":"A Parity Bit Signature for Exhaustive Testing.","venue":"ITC","pages":"48-53","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Akers86","url":"https://dblp.org/rec/conf/itc/Akers86"}, "url":"URL#7034439" }, { "@score":"1", "@id":"7034440", "info":{"authors":{"author":{"@pid":"29/1505","text":"Larry Apfelbaum"}},"title":"Improving In-Circuit Diagnosis of Analog Networks with Expert Systems Techniques.","venue":"ITC","pages":"947-953","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Apfelbaum86","url":"https://dblp.org/rec/conf/itc/Apfelbaum86"}, "url":"URL#7034440" }, { "@score":"1", "@id":"7034441", "info":{"authors":{"author":[{"@pid":"74/4129","text":"Mark R. Barber"},{"@pid":"53/3487","text":"Walter I. Satre"}]},"title":"Timing Measurements on CMOS VLSI Devices Designed to Drive TTL Loads.","venue":"ITC","pages":"161-168","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BarberS86","url":"https://dblp.org/rec/conf/itc/BarberS86"}, "url":"URL#7034441" }, { "@score":"1", "@id":"7034442", "info":{"authors":{"author":{"@pid":"49/2164","text":"Barry Baril"}},"title":"ASIC Verification: Second Generation Systems and Solutions.","venue":"ITC","pages":"182-189","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Baril86","url":"https://dblp.org/rec/conf/itc/Baril86"}, "url":"URL#7034442" }, { "@score":"1", "@id":"7034443", "info":{"authors":{"author":{"@pid":"66/419","text":"Yehuda Baron"}},"title":"Self Diagnostics on System Level by Design.","venue":"ITC","pages":"921-929","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Baron86","url":"https://dblp.org/rec/conf/itc/Baron86"}, "url":"URL#7034443" }, { "@score":"1", "@id":"7034444", "info":{"authors":{"author":[{"@pid":"25/6857","text":"Zeev Barzilai"},{"@pid":"04/47","text":"J. Lawrence Carter"},{"@pid":"60/6657","text":"Vijay S. Iyengar"},{"@pid":"04/4677","text":"Indira Nair"},{"@pid":"55/4610","text":"Barry K. Rosen"},{"@pid":"20/3692","text":"Joe D. Rutledge"},{"@pid":"49/5192","text":"Gabriel M. Silberman"}]},"title":"Efficient Fault Simulation of CMOS Circuits with Accurate Models.","venue":"ITC","pages":"520-529","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BarzilaiCINRRS86","url":"https://dblp.org/rec/conf/itc/BarzilaiCINRRS86"}, "url":"URL#7034444" }, { "@score":"1", "@id":"7034445", "info":{"authors":{"author":{"@pid":"79/5344","text":"Steve D. Bedrosian"}},"title":"The Role of Pattern Recognition in VLSI Testing.","venue":"ITC","pages":"750-755","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Bedrosian86","url":"https://dblp.org/rec/conf/itc/Bedrosian86"}, "url":"URL#7034445" }, { "@score":"1", "@id":"7034446", "info":{"authors":{"author":[{"@pid":"45/1357","text":"Harry Bleeker"},{"@pid":"47/270","text":"D. van de Lagemaat"}]},"title":"Testing a Board Loaded with Leaded and Surface Mounted Components.","venue":"ITC","pages":"317-321","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BleekerL86","url":"https://dblp.org/rec/conf/itc/BleekerL86"}, "url":"URL#7034446" }, { "@score":"1", "@id":"7034447", "info":{"authors":{"author":{"@pid":"86/18","text":"Arthur R. Braun"}},"title":"Testing in the Data Communications Industries.","venue":"ITC","pages":"10-11","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Braun86","url":"https://dblp.org/rec/conf/itc/Braun86"}, "url":"URL#7034447" }, { "@score":"1", "@id":"7034448", "info":{"authors":{"author":{"@pid":"29/3837","text":"James D. Bray"}},"title":"ATE Test Head Requirements for Low-Cost VLSI Testing.","venue":"ITC","pages":"568-591","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Bray86","url":"https://dblp.org/rec/conf/itc/Bray86"}, "url":"URL#7034448" }, { "@score":"1", "@id":"7034449", "info":{"authors":{"author":[{"@pid":"15/2971","text":"A. J. Briers"},{"@pid":"01/5612","text":"K. A. E. Totton"}]},"title":"Random Pattern Testability by Fast Fault Simulation.","venue":"ITC","pages":"274-281","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BriersT86","url":"https://dblp.org/rec/conf/itc/BriersT86"}, "url":"URL#7034449" }, { "@score":"1", "@id":"7034450", "info":{"authors":{"author":[{"@pid":"278/1344","text":"William C. Bruce"},{"@pid":"41/2445","text":"C. C. Hunter"},{"@pid":"07/4649","text":"L. A. Basto"}]},"title":"Testing Barrel Shifters in Microprocessors.","venue":"ITC","pages":"145-153","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BruceHB86","url":"https://dblp.org/rec/conf/itc/BruceHB86"}, "url":"URL#7034450" }, { "@score":"1", "@id":"7034451", "info":{"authors":{"author":[{"@pid":"78/3814","text":"William W. Bust"},{"@pid":"28/4754","text":"Charles R. Darst"},{"@pid":"83/3610","text":"Gregory G. Krysl"}]},"title":"ABNER : A Burn-In Monitor and Error Reporting System for PBX Systems Test.","venue":"ITC","pages":"65-73","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/BustDK86","url":"https://dblp.org/rec/conf/itc/BustDK86"}, "url":"URL#7034451" }, { "@score":"1", "@id":"7034452", "info":{"authors":{"author":[{"@pid":"30/3867","text":"Sreejit Chakravarty"},{"@pid":"h/HarryBHuntIII","text":"Harry B. Hunt III"}]},"title":"On the Computation of Detection Probability for Multiple Faults.","venue":"ITC","pages":"252-262","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ChakravartyH86","url":"https://dblp.org/rec/conf/itc/ChakravartyH86"}, "url":"URL#7034452" }, { "@score":"1", "@id":"7034453", "info":{"authors":{"author":[{"@pid":"49/3846","text":"Hongtao P. Chang"},{"@pid":"02/4294","text":"William A. Rogers"},{"@pid":"a/JacobAAbraham","text":"Jacob A. Abraham"}]},"title":"Structured Functional Level Test Generation Using Binary Decision Diagrams.","venue":"ITC","pages":"97-104","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ChangRA86","url":"https://dblp.org/rec/conf/itc/ChangRA86"}, "url":"URL#7034453" }, { "@score":"1", "@id":"7034454", "info":{"authors":{"author":[{"@pid":"60/449","text":"Vladimir Cherkassky"},{"@pid":"51/5568","text":"Larry L. Kinney"}]},"title":"A Group Probing Strategy for Testing Large Number of Chips.","venue":"ITC","pages":"853-856","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/CherkasskyK86","url":"https://dblp.org/rec/conf/itc/CherkasskyK86"}, "url":"URL#7034454" }, { "@score":"1", "@id":"7034455", "info":{"authors":{"author":[{"@pid":"283/5876","text":"George Chiu"},{"@pid":"56/559","text":"Jean-Mark Halbout"}]},"title":"Requirements and Trends for High Speed Testing.","venue":"ITC","pages":"176-181","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ChiuH86","url":"https://dblp.org/rec/conf/itc/ChiuH86"}, "url":"URL#7034455" }, { "@score":"1", "@id":"7034456", "info":{"authors":{"author":{"@pid":"01/6676","text":"Rihard S. Chomiczewski"}},"title":"VIVED : A Visual Vector Editor.","venue":"ITC","pages":"621-625","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Chomiczewski86","url":"https://dblp.org/rec/conf/itc/Chomiczewski86"}, "url":"URL#7034456" }, { "@score":"1", "@id":"7034457", "info":{"authors":{"author":{"@pid":"78/1178","text":"Stephen A. Cohen"}},"title":"A New Pin Electronics Architecture for High Performance Functional Module Testing.","venue":"ITC","pages":"763-770","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Cohen86","url":"https://dblp.org/rec/conf/itc/Cohen86"}, "url":"URL#7034457" }, { "@score":"1", "@id":"7034458", "info":{"authors":{"author":[{"@pid":"57/31","text":"David P. Cohoon"},{"@pid":"79/753","text":"Jey Sheridan"}]},"title":"Case History of Networking a Wafer-Sort Area.","venue":"ITC","pages":"84-89","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/CohoonS86","url":"https://dblp.org/rec/conf/itc/CohoonS86"}, "url":"URL#7034458" }, { "@score":"1", "@id":"7034459", "info":{"authors":{"author":[{"@pid":"12/1613","text":"Stefano Concina"},{"@pid":"12/5151","text":"Gerald Liu"},{"@pid":"25/3814","text":"Len Lattanzi"},{"@pid":"55/5497","text":"Semyon Reyfman"},{"@pid":"71/1139","text":"Neil Richardson"}]},"title":"Software Integration in a Workstation-Based F-Beam Tester.","venue":"ITC","pages":"644-651","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ConcinaLLRR86","url":"https://dblp.org/rec/conf/itc/ConcinaLLRR86"}, "url":"URL#7034459" }, { "@score":"1", "@id":"7034460", "info":{"authors":{"author":[{"@pid":"31/1089","text":"Mario Lúcio Côrtes"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"An Experiment on Intermittent-Failure Mechanisms.","venue":"ITC","pages":"435-442","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/CortesM86","url":"https://dblp.org/rec/conf/itc/CortesM86"}, "url":"URL#7034460" }, { "@score":"1", "@id":"7034461", "info":{"authors":{"author":[{"@pid":"46/3075","text":"Fred Cox"},{"@pid":"45/175","text":"Lloyd K. Konneker"},{"@pid":"63/5563","text":"Douglas Moreland"}]},"title":"Visual Programming for Analog/Hybrid ATE.","venue":"ITC","pages":"631-636","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/CoxKM86","url":"https://dblp.org/rec/conf/itc/CoxKM86"}, "url":"URL#7034461" }, { "@score":"1", "@id":"7034462", "info":{"authors":{"author":{"@pid":"29/3565","text":"Jesse G. Crane"}},"title":"Testing the Sperry 36/72 Bit CMOS Micromainframe Chip Set.","venue":"ITC","pages":"419-421","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Crane86","url":"https://dblp.org/rec/conf/itc/Crane86"}, "url":"URL#7034462" }, { "@score":"1", "@id":"7034463", "info":{"authors":{"author":[{"@pid":"09/6725","text":"Wilfried Daehn"},{"@pid":"89/3427","text":"Josef Gross"}]},"title":"A Test Generator IC for Testing Large CMOS-RAMs.","venue":"ITC","pages":"18-24","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/DaehnG86","url":"https://dblp.org/rec/conf/itc/DaehnG86"}, "url":"URL#7034463" }, { "@score":"1", "@id":"7034464", "info":{"authors":{"author":[{"@pid":"76/3015","text":"Earl Dalton"},{"@pid":"00/3330","text":"Walter Ahern"},{"@pid":"90/4492","text":"Stephen Denker"},{"@pid":"40/4718","text":"Ken Sweitzer"},{"@pid":"28/6179","text":"Bill Cooper"},{"@pid":"73/6228","text":"Tom Kelly"},{"@pid":"78/955","text":"Stan Smith"}]},"title":"Systematic Yield Improvement in Board Testing Practice.","venue":"ITC","pages":"80-83","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/DaltonADSCKS86","url":"https://dblp.org/rec/conf/itc/DaltonADSCKS86"}, "url":"URL#7034464" }, { "@score":"1", "@id":"7034465", "info":{"authors":{"author":[{"@pid":"33/4833","text":"Wendell Damm"},{"@pid":"74/1292","text":"Pete Janowitz"},{"@pid":"90/6287","text":"Michael Hagen"},{"@pid":"53/135","text":"YeeMay Shih"},{"@pid":"68/5617","text":"Glenn Widener"}]},"title":"Vernier Method for Calibration ot High-Speed Sampling System.","venue":"ITC","pages":"220","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/DammJHSW86","url":"https://dblp.org/rec/conf/itc/DammJHSW86"}, "url":"URL#7034465" }, { "@score":"1", "@id":"7034466", "info":{"authors":{"author":[{"@pid":"55/6396-1","text":"Scott Davidson 0001"},{"@pid":"80/1203","text":"James L. Lewandowski"}]},"title":"ESIM/AFS : A Concurrent Architectural Level Fault Simulator.","venue":"ITC","pages":"375-385","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/DavidsonL86","url":"https://dblp.org/rec/conf/itc/DavidsonL86"}, "url":"URL#7034466" }, { "@score":"1", "@id":"7034467", "info":{"authors":{"author":[{"@pid":"00/825","text":"Judith E. Dayhoff"},{"@pid":"24/4578","text":"Robert W. Atherton"}]},"title":"Financial Impact of Tester Reliability Improvements.","venue":"ITC","pages":"195-204","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/DayhoffA86","url":"https://dblp.org/rec/conf/itc/DayhoffA86"}, "url":"URL#7034467" }, { "@score":"1", "@id":"7034468", "info":{"authors":{"author":[{"@pid":"44/3686","text":"Hasan Elhuni"},{"@pid":"51/5568","text":"Larry L. Kinney"}]},"title":"Techniques for Testing Hexagonally Connected Systolic Arrays.","venue":"ITC","pages":"888-894","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ElhuniK86","url":"https://dblp.org/rec/conf/itc/ElhuniK86"}, "url":"URL#7034468" }, { "@score":"1", "@id":"7034469", "info":{"authors":{"author":{"@pid":"96/6200","text":"Mike Fabish"}},"title":"A Strategy for Enhancing Fault Coverage on VLSI Circuit Boards Using Performance In-Circuit Test Techniques.","venue":"ITC","pages":"312-316","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Fabish86","url":"https://dblp.org/rec/conf/itc/Fabish86"}, "url":"URL#7034469" }, { "@score":"1", "@id":"7034470", "info":{"authors":{"author":[{"@pid":"31/5470","text":"A. Dale Flowers"},{"@pid":"11/290","text":"Kamlesh Mathur"},{"@pid":"24/3201","text":"John Isakson"}]},"title":"Statistical Process Control Using the Parametric Tester.","venue":"ITC","pages":"422-427","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/FlowersMI86","url":"https://dblp.org/rec/conf/itc/FlowersMI86"}, "url":"URL#7034470" }, { "@score":"1", "@id":"7034471", "info":{"authors":{"author":[{"@pid":"58/4486","text":"Greg G. Freeman"},{"@pid":"57/5220","text":"Dick L. Liu"},{"@pid":"94/790","text":"Bruce A. Wooley"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"Two CMOS Metastability Sensors.","venue":"ITC","pages":"140-144","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/FreemanLWM86","url":"https://dblp.org/rec/conf/itc/FreemanLWM86"}, "url":"URL#7034471" }, { "@score":"1", "@id":"7034472", "info":{"authors":{"author":[{"@pid":"83/489","text":"Robert H. Fujii"},{"@pid":"a/JacobAAbraham","text":"Jacob A. Abraham"}]},"title":"Approaches to Circuit Level Design for Testability.","venue":"ITC","pages":"480-483","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/FujiiA86","url":"https://dblp.org/rec/conf/itc/FujiiA86"}, "url":"URL#7034472" }, { "@score":"1", "@id":"7034473", "info":{"authors":{"author":[{"@pid":"44/4533","text":"Kohei Fukuoka"},{"@pid":"20/2877","text":"Ken Ohga"},{"@pid":"18/3655","text":"Atsushi Sugiyama"},{"@pid":"55/4069","text":"Satoshi Takemura"}]},"title":"DVTS: Design Verification Techniques for Functional Simulation.","venue":"ITC","pages":"710-717","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/FukuokaOST86","url":"https://dblp.org/rec/conf/itc/FukuokaOST86"}, "url":"URL#7034473" }, { "@score":"1", "@id":"7034474", "info":{"authors":{"author":[{"@pid":"41/5398","text":"Rhonda Kay Gaede"},{"@pid":"m/MRayMercer","text":"M. Ray Mercer"},{"@pid":"98/4212","text":"Bill Underwood"}]},"title":"Calculation of Greatest Lower Bounds Obtainable by the Cutting Algorithm.","venue":"ITC","pages":"498-505","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/GaedeMU86","url":"https://dblp.org/rec/conf/itc/GaedeMU86"}, "url":"URL#7034474" }, { "@score":"1", "@id":"7034475", "info":{"authors":{"author":[{"@pid":"59/1804","text":"Grady Giles"},{"@pid":"29/1646","text":"Kenneth Scheuer"}]},"title":"Testability Features of the MC68851 PMMU.","venue":"ITC","pages":"408-411","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/GilesS86","url":"https://dblp.org/rec/conf/itc/GilesS86"}, "url":"URL#7034475" }, { "@score":"1", "@id":"7034476", "info":{"authors":{"author":{"@pid":"41/4914","text":"Oliver Grillmeyer"}},"title":"Making a Test System Diagnostic Usable.","venue":"ITC","pages":"972-977","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Grillmeyer86","url":"https://dblp.org/rec/conf/itc/Grillmeyer86"}, "url":"URL#7034476" }, { "@score":"1", "@id":"7034477", "info":{"authors":{"author":[{"@pid":"52/1517","text":"Dong Sam Ha"},{"@pid":"r/SudhakarMReddy","text":"Sudhakar M. Reddy"}]},"title":"On the Design of Random Pattern Testable PLAs.","venue":"ITC","pages":"688-695","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/HaR86","url":"https://dblp.org/rec/conf/itc/HaR86"}, "url":"URL#7034477" }, { "@score":"1", "@id":"7034478", "info":{"authors":{"author":{"@pid":"26/4492","text":"Syed Zahoor Hassan"}},"title":"An Efficient Self-Test Structure for Sequential Machines.","venue":"ITC","pages":"12-17","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Hassan86","url":"https://dblp.org/rec/conf/itc/Hassan86"}, "url":"URL#7034478" }, { "@score":"1", "@id":"7034479", "info":{"authors":{"author":{"@pid":"25/1370","text":"Charles D. Havener"}},"title":"Issues That Arise in Translating VLSI Test Programs Between Testers.","venue":"ITC","pages":"875-887","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Havener86","url":"https://dblp.org/rec/conf/itc/Havener86"}, "url":"URL#7034479" }, { "@score":"1", "@id":"7034480", "info":{"authors":{"author":{"@pid":"64/3863","text":"Bruce L. Havlicsek"}},"title":"A Knowledge Based Diagnostic System for Automatic Test Equipment.","venue":"ITC","pages":"930-938","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Havlicsek86","url":"https://dblp.org/rec/conf/itc/Havlicsek86"}, "url":"URL#7034480" }, { "@score":"1", "@id":"7034481", "info":{"authors":{"author":{"@pid":"97/3934","text":"Francois J. Henley"}},"title":"Tests of Hermetically Sealed LSI/VLSI Devices by Laser Photoexcitation Logic Analysis.","venue":"ITC","pages":"607-611","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Henley86","url":"https://dblp.org/rec/conf/itc/Henley86"}, "url":"URL#7034481" }, { "@score":"1", "@id":"7034482", "info":{"authors":{"author":{"@pid":"76/1858","text":"Boyd Henshaw"}},"title":"An MC68020 Users Test Program.","venue":"ITC","pages":"386-393","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Henshaw86","url":"https://dblp.org/rec/conf/itc/Henshaw86"}, "url":"URL#7034482" }, { "@score":"1", "@id":"7034483", "info":{"authors":{"author":[{"@pid":"00/2974","text":"Takashi Hidai"},{"@pid":"56/3706","text":"Toshi Matsumoto"},{"@pid":"29/2372","text":"Fumiro Tsuruda"}]},"title":"Test Program Debugging Environment for Linear IC Testers.","venue":"ITC","pages":"869-874","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/HidaiMT86","url":"https://dblp.org/rec/conf/itc/HidaiMT86"}, "url":"URL#7034483" }, { "@score":"1", "@id":"7034484", "info":{"authors":{"author":{"@pid":"34/4527","text":"Eugene R. Hnatek"}},"title":"IC Burn-In : The Changing Scene.","venue":"ITC","pages":"228-231","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Hnatek86","url":"https://dblp.org/rec/conf/itc/Hnatek86"}, "url":"URL#7034484" }, { "@score":"1", "@id":"7034485", "info":{"authors":{"author":{"@pid":"73/6604","text":"Jody Van Horn"}},"title":"Accurate, Cost Effective Performance Screening of VLSI Circuit Designs.","venue":"ITC","pages":"169-175","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Horn86","url":"https://dblp.org/rec/conf/itc/Horn86"}, "url":"URL#7034485" }, { "@score":"1", "@id":"7034486", "info":{"authors":{"author":{"@pid":"137/8800","text":"Mary C. Murphy-Hoye"}},"title":"Artificial Intelligence in Semiconductor Manufacturing for Process Development, Functional Diagnostics, and Yield Crash Prevention.","venue":"ITC","pages":"939-946","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Hoye86","url":"https://dblp.org/rec/conf/itc/Hoye86"}, "url":"URL#7034486" }, { "@score":"1", "@id":"7034487", "info":{"authors":{"author":[{"@pid":"68/3076","text":"Joseph L. A. Hughes"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"Multiple Stuck-At Fault Coverage of Single Stuck-At Fault Test Sets.","venue":"ITC","pages":"368-374","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/HughesM86","url":"https://dblp.org/rec/conf/itc/HughesM86"}, "url":"URL#7034487" }, { "@score":"1", "@id":"7034488", "info":{"authors":{"author":[{"@pid":"43/4429","text":"Leendert M. Huisman"},{"@pid":"c/LarryCarter","text":"Larry Carter"},{"@pid":"65/1021","text":"Tom W. Williams"}]},"title":"TRIM : Testability Range by Ignoring the Memory.","venue":"ITC","pages":"474-479","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/HuismanCW86","url":"https://dblp.org/rec/conf/itc/HuismanCW86"}, "url":"URL#7034488" }, { "@score":"1", "@id":"7034489", "info":{"authors":{"author":[{"@pid":"94/5803","text":"Ki Soo Hwang"},{"@pid":"m/MRayMercer","text":"M. Ray Mercer"}]},"title":"Informed Test Generation Guidance Using Partially Specified Fanout Constraints.","venue":"ITC","pages":"113-120","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/HwangM86","url":"https://dblp.org/rec/conf/itc/HwangM86"}, "url":"URL#7034489" }, { "@score":"1", "@id":"7034490", "info":{"authors":{"author":[{"@pid":"04/347","text":"Noriyoshi Itazaki"},{"@pid":"60/3333","text":"Kozo Kinoshita"}]},"title":"Test Pattern Generation for Circuits with Three-state Modules by Improved Z-algorithm.","venue":"ITC","pages":"105-112","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ItazakiK86","url":"https://dblp.org/rec/conf/itc/ItazakiK86"}, "url":"URL#7034490" }, { "@score":"1", "@id":"7034491", "info":{"authors":{"author":[{"@pid":"i/AndreIvanov","text":"André Ivanov"},{"@pid":"25/3492","text":"Vinod K. Agarwal"}]},"title":"Testability Measures : What Do They Do for ATPG ?","venue":"ITC","pages":"129-139","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/IvanovA86","url":"https://dblp.org/rec/conf/itc/IvanovA86"}, "url":"URL#7034491" }, { "@score":"1", "@id":"7034492", "info":{"authors":{"author":{"@pid":"84/2375","text":"Yih-Chyun Jenq"}},"title":"Automated Effective-Bit Characterization of Waveform Digitizers.","venue":"ITC","pages":"978-980","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Jenq86","url":"https://dblp.org/rec/conf/itc/Jenq86"}, "url":"URL#7034492" }, { "@score":"1", "@id":"7034493", "info":{"authors":{"author":{"@pid":"j/NirajKJha","text":"Niraj K. Jha"}},"title":"Detecting Multiple Faults in CMOS Circuits.","venue":"ITC","pages":"514-519","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Jha86","url":"https://dblp.org/rec/conf/itc/Jha86"}, "url":"URL#7034493" }, { "@score":"1", "@id":"7034494", "info":{"authors":{"author":[{"@pid":"96/9588","text":"Jian-Cao Wang"},{"@pid":"02/9582","text":"Daozheng Wei"}]},"title":"A New Testability Measure for Digital Circuits.","venue":"ITC","pages":"506-513","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Jian-CaoD86","url":"https://dblp.org/rec/conf/itc/Jian-CaoD86"}, "url":"URL#7034494" }, { "@score":"1", "@id":"7034495", "info":{"authors":{"author":[{"@pid":"08/3353","text":"N. A. Jones"},{"@pid":"40/2503","text":"Keith Baker"}]},"title":"An Intelligent Knowledge-Based System Tool for High-Level BIST Design.","venue":"ITC","pages":"743-749","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/JonesB86","url":"https://dblp.org/rec/conf/itc/JonesB86"}, "url":"URL#7034495" }, { "@score":"1", "@id":"7034496", "info":{"authors":{"author":[{"@pid":"90/2426","text":"A. Kanadjian"},{"@pid":"63/1980","text":"D. Rodgers"},{"@pid":"06/5403","text":"M. Shepherd"}]},"title":"FIFO Test Program Development.","venue":"ITC","pages":"819-825","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KanadjianRS86","url":"https://dblp.org/rec/conf/itc/KanadjianRS86"}, "url":"URL#7034496" }, { "@score":"1", "@id":"7034497", "info":{"authors":{"author":[{"@pid":"73/1850","text":"Masato Kawai"},{"@pid":"97/6887","text":"T. Shimono"},{"@pid":"59/1366","text":"Shigehiro Funatsu"}]},"title":"Test Data Quality Assurance.","venue":"ITC","pages":"848-852","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KawaiSF86","url":"https://dblp.org/rec/conf/itc/KawaiSF86"}, "url":"URL#7034497" }, { "@score":"1", "@id":"7034498", "info":{"authors":{"author":{"@pid":"62/1137","text":"Michael Keating"}},"title":"Fundamental Limits to Timing Accuracy.","venue":"ITC","pages":"756-762","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Keating86","url":"https://dblp.org/rec/conf/itc/Keating86"}, "url":"URL#7034498" }, { "@score":"1", "@id":"7034499", "info":{"authors":{"author":{"@pid":"62/1137","text":"Michael Keating"}},"title":"An Improved Search Algorithm.","venue":"ITC","pages":"987-992","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Keating86a","url":"https://dblp.org/rec/conf/itc/Keating86a"}, "url":"URL#7034499" }, { "@score":"1", "@id":"7034500", "info":{"authors":{"author":[{"@pid":"82/4769","text":"Günhan Kildiran"},{"@pid":"73/3672","text":"Peter N. Marinos"}]},"title":"Functional Testing of Microprocessor-like Architectures.","venue":"ITC","pages":"913-920","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KildiranM86","url":"https://dblp.org/rec/conf/itc/KildiranM86"}, "url":"URL#7034500" }, { "@score":"1", "@id":"7034501", "info":{"authors":{"author":{"@pid":"53/330","text":"Joe Kirschling"}},"title":"Quickly Developing Effective Codec Tests on an In-Circuit Board Test System.","venue":"ITC","pages":"221-221","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Kirschling86","url":"https://dblp.org/rec/conf/itc/Kirschling86"}, "url":"URL#7034501" }, { "@score":"1", "@id":"7034502", "info":{"authors":{"author":{"@pid":"53/330","text":"Joe Kirschling"}},"title":"Testing GaAs Devices with a Digital In-Circuit Test System.","venue":"ITC","pages":"290-294","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Kirschling86a","url":"https://dblp.org/rec/conf/itc/Kirschling86a"}, "url":"URL#7034502" }, { "@score":"1", "@id":"7034503", "info":{"authors":{"author":[{"@pid":"46/5931","text":"T. J. Knips"},{"@pid":"37/490","text":"D. J. Malone"}]},"title":"Designing Characterization Tests for Bipolar Array Performance Verification.","venue":"ITC","pages":"840-847","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KnipsM86","url":"https://dblp.org/rec/conf/itc/KnipsM86"}, "url":"URL#7034503" }, { "@score":"1", "@id":"7034504", "info":{"authors":{"author":{"@pid":"72/6324","text":"S. Koeppe"}},"title":"Modeling and Simulation of Delay Faults in CMOS Logic Circuits.","venue":"ITC","pages":"530-537","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Koeppe86","url":"https://dblp.org/rec/conf/itc/Koeppe86"}, "url":"URL#7034504" }, { "@score":"1", "@id":"7034505", "info":{"authors":{"author":{"@pid":"00/1131","text":"Randall Kramer"}},"title":"ISDN Device Testing Demands a New Level of Performance for Automatic Test Equipment.","venue":"ITC","pages":"673-682","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Kramer86","url":"https://dblp.org/rec/conf/itc/Kramer86"}, "url":"URL#7034505" }, { "@score":"1", "@id":"7034506", "info":{"authors":{"author":[{"@pid":"01/402","text":"Balakrishnan Krishnamurthy"},{"@pid":"55/5488","text":"Ioannis G. Tollis"}]},"title":"Improved Techniques for Estimating Signal Probabilities.","venue":"ITC","pages":"244-251","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KrishnamurthyT86","url":"https://dblp.org/rec/conf/itc/KrishnamurthyT86"}, "url":"URL#7034506" }, { "@score":"1", "@id":"7034507", "info":{"authors":{"author":[{"@pid":"03/539","text":"Norio Kuji"},{"@pid":"63/1033","text":"Teruo Tamama"}]},"title":"An Automated F-Beam Tester with CAD Interface, "Finder": A Powerful Tool for Fault Diagnosis of ASICs.","venue":"ITC","pages":"857-863","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/KujiT86","url":"https://dblp.org/rec/conf/itc/KujiT86"}, "url":"URL#7034507" }, { "@score":"1", "@id":"7034508", "info":{"authors":{"author":[{"@pid":"04/2750","text":"David O. Lahti"},{"@pid":"97/3776","text":"Grace C. Chen-Ellis"}]},"title":"PROSPECT : A Production System for Partitioning and Evaluating Chip Testability.","venue":"ITC","pages":"360-367","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/LahtiC86","url":"https://dblp.org/rec/conf/itc/LahtiC86"}, "url":"URL#7034508" }, { "@score":"1", "@id":"7034509", "info":{"authors":{"author":{"@pid":"50/3584","text":"Parag K. Lala"}},"title":"On Built-In Testing of VLSI Chips.","venue":"ITC","pages":"719-721","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Lala86","url":"https://dblp.org/rec/conf/itc/Lala86"}, "url":"URL#7034509" }, { "@score":"1", "@id":"7034510", "info":{"authors":{"author":[{"@pid":"90/1883","text":"J. Laurent"},{"@pid":"56/2592","text":"L. Bergher"},{"@pid":"09/6431","text":"Bernard Courtois"},{"@pid":"26/5495","text":"Jacques P. Collin"}]},"title":"Towards Automatic Failure Analysis of Complex ICs Through E-Beam Testing.","venue":"ITC","pages":"465-473","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/LaurentBCC86","url":"https://dblp.org/rec/conf/itc/LaurentBCC86"}, "url":"URL#7034510" }, { "@score":"1", "@id":"7034511", "info":{"authors":{"author":[{"@pid":"81/3253","text":"Kim T. Le"},{"@pid":"74/5143","text":"Kewal K. Saluja"}]},"title":"A Novel Approach for Testing Memories Using a Built-In Self Testing Technique.","venue":"ITC","pages":"830-839","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/LeS86","url":"https://dblp.org/rec/conf/itc/LeS86"}, "url":"URL#7034511" }, { "@score":"1", "@id":"7034512", "info":{"authors":{"author":{"@pid":"72/4151","text":"Ron Leckie"}},"title":"A Model for Analyzing Test Capacity, Cost, and Productivity.","venue":"ITC","pages":"213-219","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Leckie86","url":"https://dblp.org/rec/conf/itc/Leckie86"}, "url":"URL#7034512" }, { "@score":"1", "@id":"7034513", "info":{"authors":{"author":[{"@pid":"03/5157","text":"Rafic Z. Makki"},{"@pid":"37/1192","text":"C. Tiansheng"}]},"title":"Designing Testable Control Paths with Multiple and Feedback Scan-Paths.","venue":"ITC","pages":"484-492","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/MakkiT86","url":"https://dblp.org/rec/conf/itc/MakkiT86"}, "url":"URL#7034513" }, { "@score":"1", "@id":"7034514", "info":{"authors":{"author":[{"@pid":"87/3318","text":"Dennis Mancl"},{"@pid":"97/73","text":"Mark J. Sullivan"}]},"title":"A Solution to Test Data Acquisition and Management.","venue":"ITC","pages":"60-64","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ManclS86","url":"https://dblp.org/rec/conf/itc/ManclS86"}, "url":"URL#7034514" }, { "@score":"1", "@id":"7034515", "info":{"authors":{"author":{"@pid":"76/5765","text":"Maqsoodul Mannan"}},"title":"Instability : A CAD Dilemma.","venue":"ITC","pages":"637-643","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Mannan86","url":"https://dblp.org/rec/conf/itc/Mannan86"}, "url":"URL#7034515" }, { "@score":"1", "@id":"7034516", "info":{"authors":{"author":{"@pid":"56/4110","text":"Willem D. Maris"}},"title":"Testability, the Achilles Heel of Design.","venue":"ITC","pages":"7","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Maris86","url":"https://dblp.org/rec/conf/itc/Maris86"}, "url":"URL#7034516" }, { "@score":"1", "@id":"7034517", "info":{"authors":{"author":[{"@pid":"94/4668","text":"William H. McAnney"},{"@pid":"73/1182","text":"Jacob Savir"}]},"title":"Built-In Checking of the Correct Self-Test Signature.","venue":"ITC","pages":"54-59","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/McAnneyS86","url":"https://dblp.org/rec/conf/itc/McAnneyS86"}, "url":"URL#7034517" }, { "@score":"1", "@id":"7034518", "info":{"authors":{"author":{"@pid":"82/1979","text":"Steven M. McIntyre"}},"title":"Testing 10-Bit A/D Converter with a Digital VLSI Tester.","venue":"ITC","pages":"660-664","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/McIntyre86","url":"https://dblp.org/rec/conf/itc/McIntyre86"}, "url":"URL#7034518" }, { "@score":"1", "@id":"7034519", "info":{"authors":{"author":{"@pid":"m/MRayMercer","text":"M. Ray Mercer"}},"title":"Logic Elements for Universally Testable Circuits.","venue":"ITC","pages":"493-497","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Mercer86","url":"https://dblp.org/rec/conf/itc/Mercer86"}, "url":"URL#7034519" }, { "@score":"1", "@id":"7034520", "info":{"authors":{"author":{"@pid":"67/5225","text":"Noah Morgan"}},"title":"An Automated Menu Screen Generation Software Tool for VLSI ATE Programming and Operation.","venue":"ITC","pages":"612-620","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Morgan86","url":"https://dblp.org/rec/conf/itc/Morgan86"}, "url":"URL#7034520" }, { "@score":"1", "@id":"7034521", "info":{"authors":{"author":[{"@pid":"06/2710","text":"K. Moriwaki"},{"@pid":"95/6279","text":"S. Ishiyama"},{"@pid":"57/317","text":"K. Takizawa"},{"@pid":"25/4316","text":"F. Kobayashi"},{"@pid":"05/1663","text":"S. Sekine"},{"@pid":"18/4541","text":"Y. Hinataze"}]},"title":"A Test System tor High Density and High Speed Digital Board.","venue":"ITC","pages":"993-996","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/MoriwakiITKSH86","url":"https://dblp.org/rec/conf/itc/MoriwakiITKSH86"}, "url":"URL#7034521" }, { "@score":"1", "@id":"7034522", "info":{"authors":{"author":{"@pid":"73/85","text":"Al Mostacciuolo"}},"title":"Transmission Problems Encountered When Testing Memory Devices in Parallel on Memory ATE.","venue":"ITC","pages":"808-818","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Mostacciuolo86","url":"https://dblp.org/rec/conf/itc/Mostacciuolo86"}, "url":"URL#7034522" }, { "@score":"1", "@id":"7034523", "info":{"authors":{"author":{"@pid":"41/3852","text":"Timothy J. Mulrooney"}},"title":"Inexpensive Microprocessor Testing of Custom Integrated Circuits on Wafers, Packages, and Boards.","venue":"ITC","pages":"561-567","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Mulrooney86","url":"https://dblp.org/rec/conf/itc/Mulrooney86"}, "url":"URL#7034523" }, { "@score":"1", "@id":"7034524", "info":{"authors":{"author":[{"@pid":"45/1979","text":"Y. Nishimura"},{"@pid":"60/3539","text":"Mitsuhiro Hamada"},{"@pid":"84/6753","text":"Hideto Hidaka"},{"@pid":"72/1125","text":"Hideyuki Ozaki"},{"@pid":"24/3791","text":"Kazuyasu Fujishima"},{"@pid":"10/3073","text":"Y. Hayasaka"}]},"title":"Redundancy Test for 1 Mbit DRAM Using Multi-Bit-Test Mode.","venue":"ITC","pages":"826-829","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/NishimuraHHOFH86","url":"https://dblp.org/rec/conf/itc/NishimuraHHOFH86"}, "url":"URL#7034524" }, { "@score":"1", "@id":"7034525", "info":{"authors":{"author":[{"@pid":"00/4724","text":"T. Noguchi"},{"@pid":"30/623","text":"Atsushi Murakami"},{"@pid":"73/1850","text":"Masato Kawai"},{"@pid":"10/3073","text":"Y. Hayasaka"}]},"title":"Testing for a Solid-State Color Image Sensor.","venue":"ITC","pages":"683-687","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/NoguchiMKH86","url":"https://dblp.org/rec/conf/itc/NoguchiMKH86"}, "url":"URL#7034525" }, { "@score":"1", "@id":"7034526", "info":{"authors":{"author":{"@pid":"58/4912","text":"Richard Nohelty"}},"title":"Test System Architecture for Testing Advanced Mixed-Signal Devices.","venue":"ITC","pages":"225-227","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Nohelty86","url":"https://dblp.org/rec/conf/itc/Nohelty86"}, "url":"URL#7034526" }, { "@score":"1", "@id":"7034527", "info":{"authors":{"author":{"@pid":"44/3144","text":"David P. Orecchio"}},"title":"ISDN, Analog or Digital Test ?","venue":"ITC","pages":"665-672","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Orecchio86","url":"https://dblp.org/rec/conf/itc/Orecchio86"}, "url":"URL#7034527" }, { "@score":"1", "@id":"7034528", "info":{"authors":{"author":{"@pid":"76/3185","text":"J. Stephen Pabst"}},"title":"Timing Accuracy and Yield Estimation.","venue":"ITC","pages":"778-787","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Pabst86","url":"https://dblp.org/rec/conf/itc/Pabst86"}, "url":"URL#7034528" }, { "@score":"1", "@id":"7034529", "info":{"authors":{"author":[{"@pid":"37/6900","text":"Mark Paraskeva"},{"@pid":"14/2750","text":"Anthony P. Ambler"},{"@pid":"16/1765","text":"D. F. Burrows"},{"@pid":"46/5462","text":"W. L. Knight"},{"@pid":"00/4283","text":"I. D. Dear"}]},"title":"Economically Viable Automatic Insertion of Self-Test Features for Custom VLSI.","venue":"ITC","pages":"232-243","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ParaskevaABKD86","url":"https://dblp.org/rec/conf/itc/ParaskevaABKD86"}, "url":"URL#7034529" }, { "@score":"1", "@id":"7034530", "info":{"authors":{"author":{"@pid":"33/5932","text":"Jerry Perone"}},"title":"Reducing Test Costs Through Strategic Changes in Maintenance and Service.","venue":"ITC","pages":"205-212","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Perone86","url":"https://dblp.org/rec/conf/itc/Perone86"}, "url":"URL#7034530" }, { "@score":"1", "@id":"7034531", "info":{"authors":{"author":[{"@pid":"62/3518","text":"Vin Ratford"},{"@pid":"27/4739","text":"Paul Keating"}]},"title":"Integrating Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach.","venue":"ITC","pages":"304-311","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/RatfordK86","url":"https://dblp.org/rec/conf/itc/RatfordK86"}, "url":"URL#7034531" }, { "@score":"1", "@id":"7034532", "info":{"authors":{"author":{"@pid":"51/4254","text":"Mark Rich"}},"title":"A Method of Flexible Catch RAM Display for Memory Testing.","venue":"ITC","pages":"222","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Rich86","url":"https://dblp.org/rec/conf/itc/Rich86"}, "url":"URL#7034532" }, { "@score":"1", "@id":"7034533", "info":{"authors":{"author":{"@pid":"66/4698","text":"Michael J. Roberts"}},"title":"Challenges in AC Testability : Testing Gigahertz Logic.","venue":"ITC","pages":"9","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Roberts86","url":"https://dblp.org/rec/conf/itc/Roberts86"}, "url":"URL#7034533" }, { "@score":"1", "@id":"7034534", "info":{"authors":{"author":{"@pid":"14/4569","text":"Eric Rosenfeld"}},"title":"Accuracy and Repeatability with DSP Test Methods.","venue":"ITC","pages":"788-797","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Rosenfeld86","url":"https://dblp.org/rec/conf/itc/Rosenfeld86"}, "url":"URL#7034534" }, { "@score":"1", "@id":"7034535", "info":{"authors":{"author":{"@pid":"14/4569","text":"Eric Rosenfeld"}},"title":"DSP Measurement of Frequency.","venue":"ITC","pages":"981-986","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Rosenfeld86a","url":"https://dblp.org/rec/conf/itc/Rosenfeld86a"}, "url":"URL#7034535" }, { "@score":"1", "@id":"7034536", "info":{"authors":{"author":{"@pid":"18/1778","text":"Robert J. Russell"}},"title":"A Method of Improving In-Circuit Test Effectiveness.","venue":"ITC","pages":"322-331","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Russell86","url":"https://dblp.org/rec/conf/itc/Russell86"}, "url":"URL#7034536" }, { "@score":"1", "@id":"7034537", "info":{"authors":{"author":[{"@pid":"55/3656","text":"M. Arif Samad"},{"@pid":"j/JoseABFortes","text":"José A. B. Fortes"}]},"title":"Explanation Capabilities in DEFT : A Design-For-Testability Expert System.","venue":"ITC","pages":"954-963","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SamadF86","url":"https://dblp.org/rec/conf/itc/SamadF86"}, "url":"URL#7034537" }, { "@score":"1", "@id":"7034538", "info":{"authors":{"author":[{"@pid":"s/ALSangiovanniV","text":"Alberto L. Sangiovanni-Vincentelli"},{"@pid":"82/3649","text":"Ruey-Sing Wei"}]},"title":"PROTEUS : A Logic Verification System for Combinational Circuits.","venue":"ITC","pages":"350-359","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Sangiovanni-VincentelliW86","url":"https://dblp.org/rec/conf/itc/Sangiovanni-VincentelliW86"}, "url":"URL#7034538" }, { "@score":"1", "@id":"7034539", "info":{"authors":{"author":[{"@pid":"43/4210","text":"Endre F. Sarkany"},{"@pid":"30/3296","text":"J. Feeney"},{"@pid":"54/4308","text":"J. Muhr"}]},"title":"A Functional Test Program Generator.","venue":"ITC","pages":"864-868","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SarkanyFM86","url":"https://dblp.org/rec/conf/itc/SarkanyFM86"}, "url":"URL#7034539" }, { "@score":"1", "@id":"7034540", "info":{"authors":{"author":[{"@pid":"73/1182","text":"Jacob Savir"},{"@pid":"94/4668","text":"William H. McAnney"}]},"title":"Random Pattern Testability of Delay Faults.","venue":"ITC","pages":"263-273","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SavirM86","url":"https://dblp.org/rec/conf/itc/SavirM86"}, "url":"URL#7034540" }, { "@score":"1", "@id":"7034541", "info":{"authors":{"author":[{"@pid":"59/1970","text":"Birger Schneider"},{"@pid":"29/6815","text":"Gert Jørgensen"},{"@pid":"59/6338","text":"Mogens B. Christensen"}]},"title":"The Effects of Backdrive Stressing Fast IC Technologies.","venue":"ITC","pages":"452-464","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SchneiderJC86","url":"https://dblp.org/rec/conf/itc/SchneiderJC86"}, "url":"URL#7034541" }, { "@score":"1", "@id":"7034542", "info":{"authors":{"author":{"@pid":"02/1055","text":"Richard M. Sedmak"}},"title":"On the Possible Limits of External Testing.","venue":"ITC","pages":"8","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Sedmak86","url":"https://dblp.org/rec/conf/itc/Sedmak86"}, "url":"URL#7034542" }, { "@score":"1", "@id":"7034543", "info":{"authors":{"author":[{"@pid":"34/6598","text":"P. Seetharamaiah"},{"@pid":"36/6229","text":"V. R. Murthy"}]},"title":"Tabular Mechanisation for Flexible Testing of Microprocessors.","venue":"ITC","pages":"394-407","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SeetharamaiahM86","url":"https://dblp.org/rec/conf/itc/SeetharamaiahM86"}, "url":"URL#7034543" }, { "@score":"1", "@id":"7034544", "info":{"authors":{"author":{"@pid":"96/5411","text":"Shmuel Shalem"}},"title":"Functional Testing of the NS32332 \\muProcessor.","venue":"ITC","pages":"552-560","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Shalem86","url":"https://dblp.org/rec/conf/itc/Shalem86"}, "url":"URL#7034544" }, { "@score":"1", "@id":"7034545", "info":{"authors":{"author":[{"@pid":"77/5238","text":"F. Warren Shih"},{"@pid":"83/3571","text":"Hu H. Chao"},{"@pid":"96/1862","text":"Shauchi Ong"},{"@pid":"92/874","text":"Andrew L. Diamond"},{"@pid":"88/4864","text":"Jeffrey Yuh-Fong Tang"},{"@pid":"51/337","text":"Cynthia A. Trempel"}]},"title":"Testability Design for Micro/370, a System/370 Single Chip Microprocessor.","venue":"ITC","pages":"412-418","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/ShihCODTT86","url":"https://dblp.org/rec/conf/itc/ShihCODTT86"}, "url":"URL#7034545" }, { "@score":"1", "@id":"7034546", "info":{"authors":{"author":{"@pid":"70/4708","text":"Ronald J. Short"}},"title":"The DASS Needs You ! : An Update on the Activities of the DASS.","venue":"ITC","pages":"224","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Short86","url":"https://dblp.org/rec/conf/itc/Short86"}, "url":"URL#7034546" }, { "@score":"1", "@id":"7034547", "info":{"authors":{"author":[{"@pid":"49/5192","text":"Gabriel M. Silberman"},{"@pid":"44/3580","text":"Ilan Y. Spillinger"}]},"title":"The Difference Fault Model : Using Functional Fault Simulation to Obtain Implementation Fault Coverage.","venue":"ITC","pages":"332-339","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SilbermanS86","url":"https://dblp.org/rec/conf/itc/SilbermanS86"}, "url":"URL#7034547" }, { "@score":"1", "@id":"7034548", "info":{"authors":{"author":{"@pid":"77/3347","text":"Daniel R. Simpkins"}},"title":"Testing FMAX in a Production Environment.","venue":"ITC","pages":"771-777","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Simpkins86","url":"https://dblp.org/rec/conf/itc/Simpkins86"}, "url":"URL#7034548" }, { "@score":"1", "@id":"7034549", "info":{"authors":{"author":{"@pid":"59/3630","text":"Rik Fischer Smoody"}},"title":"ARNOLD: Applying an AI Workstation to Production Test Code Generation.","venue":"ITC","pages":"740-742","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Smoody86","url":"https://dblp.org/rec/conf/itc/Smoody86"}, "url":"URL#7034549" }, { "@score":"1", "@id":"7034550", "info":{"authors":{"author":[{"@pid":"38/2219","text":"Jerry M. Soden"},{"@pid":"89/5941","text":"Charles F. Hawkins"}]},"title":"Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs.","venue":"ITC","pages":"443-451","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SodenH86","url":"https://dblp.org/rec/conf/itc/SodenH86"}, "url":"URL#7034550" }, { "@score":"1", "@id":"7034551", "info":{"authors":{"author":[{"@pid":"20/6659","text":"Nagendra C. E. Srinivas"},{"@pid":"98/1263","text":"Anthony S. Wojcik"},{"@pid":"55/3874","text":"Ytzhak H. Levendel"}]},"title":"An Artificial Intelligence Based Implementation of the P-Algorithm for Test Generation.","venue":"ITC","pages":"732-739","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SrinivasWL86","url":"https://dblp.org/rec/conf/itc/SrinivasWL86"}, "url":"URL#7034551" }, { "@score":"1", "@id":"7034552", "info":{"authors":{"author":[{"@pid":"26/3341","text":"Ioannis Stamelos"},{"@pid":"66/5504","text":"M. Melgara"},{"@pid":"11/6499","text":"M. Paolini"},{"@pid":"88/2546","text":"S. Morpurgo"},{"@pid":"31/2795","text":"C. Segre"}]},"title":"A Multi-Level Test Pattern Generation and Validation Environment.","venue":"ITC","pages":"90-96","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/StamelosMPMS86","url":"https://dblp.org/rec/conf/itc/StamelosMPMS86"}, "url":"URL#7034552" }, { "@score":"1", "@id":"7034553", "info":{"authors":{"author":[{"@pid":"81/2119","text":"J. S. R. Subrahmanyam"},{"@pid":"c/PPChaudhuri","text":"Parimal Pal Chaudhuri"}]},"title":"A Divide and Conquer Testing Strategy for Detection of Multiple Faults by SFDTS.","venue":"ITC","pages":"997-1006","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SubrahmanyamC86","url":"https://dblp.org/rec/conf/itc/SubrahmanyamC86"}, "url":"URL#7034553" }, { "@score":"1", "@id":"7034554", "info":{"authors":{"author":[{"@pid":"73/250","text":"Richard L. Swent"},{"@pid":"271/0709","text":"Michael J. Ward"}]},"title":"Thermal Analysis of Backdriven Output Transistors.","venue":"ITC","pages":"295-303","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/SwentW86","url":"https://dblp.org/rec/conf/itc/SwentW86"}, "url":"URL#7034554" }, { "@score":"1", "@id":"7034555", "info":{"authors":{"author":{"@pid":"97/2615","text":"Toshio Tamamura"}},"title":"Video DAC/ADC Dynamic Testing.","venue":"ITC","pages":"652-659","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Tamamura86","url":"https://dblp.org/rec/conf/itc/Tamamura86"}, "url":"URL#7034555" }, { "@score":"1", "@id":"7034556", "info":{"authors":{"author":[{"@pid":"260/0432","text":"Dali L. Tao"},{"@pid":"61/3021","text":"Carlos R. P. Hartmann"},{"@pid":"50/3584","text":"Parag K. Lala"}]},"title":"A Concurrent Testing Strategy for PLAs.","venue":"ITC","pages":"705-709","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/TaoHL86","url":"https://dblp.org/rec/conf/itc/TaoHL86"}, "url":"URL#7034556" }, { "@score":"1", "@id":"7034557", "info":{"authors":{"author":{"@pid":"39/2721","text":"Kemon P. Taschioglou"}},"title":"Test to Eliminate Test.","venue":"ITC","pages":"223","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Taschioglou86","url":"https://dblp.org/rec/conf/itc/Taschioglou86"}, "url":"URL#7034557" }, { "@score":"1", "@id":"7034558", "info":{"authors":{"author":{"@pid":"96/1575","text":"Jim Teisher"}},"title":"Improved Workstation/Tester Interface Is the Key to the Quality of Test-Program Generation.","venue":"ITC","pages":"626-630","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Teisher86","url":"https://dblp.org/rec/conf/itc/Teisher86"}, "url":"URL#7034558" }, { "@score":"1", "@id":"7034559", "info":{"authors":{"author":[{"@pid":"78/1936","text":"Al Tejeda"},{"@pid":"52/625","text":"George Conner"}]},"title":"Innovative Video RAM Testing.","venue":"ITC","pages":"798-807","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/TejedaC86","url":"https://dblp.org/rec/conf/itc/TejedaC86"}, "url":"URL#7034559" }, { "@score":"1", "@id":"7034560", "info":{"authors":{"author":[{"@pid":"19/6602","text":"Hideo Todokoro"},{"@pid":"12/1432","text":"Shouzou Yoneda"},{"@pid":"79/895","text":"Sigemitu Seitou"},{"@pid":"58/6634","text":"Sigeyuki Hosoki"}]},"title":"Electron Beam Tester with 10 ps Time Resolution.","venue":"ITC","pages":"600-606","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/TodokoroYSH86","url":"https://dblp.org/rec/conf/itc/TodokoroYSH86"}, "url":"URL#7034560" }, { "@score":"1", "@id":"7034561", "info":{"authors":{"author":[{"@pid":"17/2010","text":"Cheng Hsien Tung"},{"@pid":"62/5494","text":"John P. Robinson"}]},"title":"On Concurrently Testable Microprogrammed Control Units.","venue":"ITC","pages":"895-900","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/TungR86","url":"https://dblp.org/rec/conf/itc/TungR86"}, "url":"URL#7034561" }, { "@score":"1", "@id":"7034562", "info":{"authors":{"author":{"@pid":"99/4858","text":"Al A. Tuszynski"}},"title":"Memory Chip Test Economics.","venue":"ITC","pages":"190-194","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Tuszynski86","url":"https://dblp.org/rec/conf/itc/Tuszynski86"}, "url":"URL#7034562" }, { "@score":"1", "@id":"7034563", "info":{"authors":{"author":[{"@pid":"82/422","text":"Nagesh Vasanthavada"},{"@pid":"73/3672","text":"Peter N. Marinos"},{"@pid":"50/3788","text":"Gerald S. Mersten"}]},"title":"Testing of Fault-Tolerant Clock Systems.","venue":"ITC","pages":"901-907","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/VasanthavadaMM86","url":"https://dblp.org/rec/conf/itc/VasanthavadaMM86"}, "url":"URL#7034563" }, { "@score":"1", "@id":"7034564", "info":{"authors":{"author":[{"@pid":"82/504","text":"P. Veronneau"},{"@pid":"41/4704","text":"Pierre N. Robillard"}]},"title":"Proposed Test Method to Prove Software Having a Vector Space Behavior.","venue":"ITC","pages":"908-912","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/VeronneauR86","url":"https://dblp.org/rec/conf/itc/VeronneauR86"}, "url":"URL#7034564" }, { "@score":"1", "@id":"7034565", "info":{"authors":{"author":[{"@pid":"33/1938","text":"E. Kofi Vida-Torku"},{"@pid":"27/2189","text":"James A. Monzel"},{"@pid":"01/1392","text":"Charles E. Radke"}]},"title":"Performance Assurance of Memories Embedded in VLSI Chips.","venue":"ITC","pages":"154-160","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Vida-TorkuMR86","url":"https://dblp.org/rec/conf/itc/Vida-TorkuMR86"}, "url":"URL#7034565" }, { "@score":"1", "@id":"7034566", "info":{"authors":{"author":[{"@pid":"10/1922","text":"Chantal Vivier"},{"@pid":"28/6647","text":"Georges Fournie"}]},"title":"Automatic Modelling of MOS Transistor Networks for Test Pattern Generation.","venue":"ITC","pages":"340-349","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/VivierF86","url":"https://dblp.org/rec/conf/itc/VivierF86"}, "url":"URL#7034566" }, { "@score":"1", "@id":"7034567", "info":{"authors":{"author":[{"@pid":"85/4452","text":"John A. Waicukauski"},{"@pid":"88/3801","text":"Eric Lindbloom"},{"@pid":"60/6657","text":"Vijay S. Iyengar"},{"@pid":"55/4610","text":"Barry K. Rosen"}]},"title":"Transition Fault Simulation by Parallel Pattern Single Fault Propagation.","venue":"ITC","pages":"542-551","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WaicukauskiLIR86","url":"https://dblp.org/rec/conf/itc/WaicukauskiLIR86"}, "url":"URL#7034567" }, { "@score":"1", "@id":"7034568", "info":{"authors":{"author":{"@pid":"19/1991","text":"John R. Wallace"}},"title":"Look Who's Refueling the Technology Race.","venue":"ITC","pages":"3-6","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Wallace86","url":"https://dblp.org/rec/conf/itc/Wallace86"}, "url":"URL#7034568" }, { "@score":"1", "@id":"7034569", "info":{"authors":{"author":[{"@pid":"68/898","text":"Laung-Terng Wang"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"Circuits for Pseudo-Exhaustive Test Pattern Generation.","venue":"ITC","pages":"25-37","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WangM86","url":"https://dblp.org/rec/conf/itc/WangM86"}, "url":"URL#7034569" }, { "@score":"1", "@id":"7034570", "info":{"authors":{"author":[{"@pid":"68/898","text":"Laung-Terng Wang"},{"@pid":"m/EdwardJMcCluskey","text":"Edward J. McCluskey"}]},"title":"A Hybrid Design of Maximum-Length Sequence Generators.","venue":"ITC","pages":"38-47","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WangM86a","url":"https://dblp.org/rec/conf/itc/WangM86a"}, "url":"URL#7034570" }, { "@score":"1", "@id":"7034571", "info":{"authors":{"author":[{"@pid":"82/3649","text":"Ruey-Sing Wei"},{"@pid":"s/ALSangiovanniV","text":"Alberto L. Sangiovanni-Vincentelli"}]},"title":"New Front-End and Line Justification Algorithm for Automatic Test Generation.","venue":"ITC","pages":"121-128","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WeiS86","url":"https://dblp.org/rec/conf/itc/WeiS86"}, "url":"URL#7034571" }, { "@score":"1", "@id":"7034572", "info":{"authors":{"author":{"@pid":"41/5701","text":"Ben Wells"}},"title":"A Prober/Handler Interface for High Pin-Count ASIC Devices.","venue":"ITC","pages":"592-599","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Wells86","url":"https://dblp.org/rec/conf/itc/Wells86"}, "url":"URL#7034572" }, { "@score":"1", "@id":"7034573", "info":{"authors":{"author":{"@pid":"81/4663","text":"A. Jesse Wilkinson"}},"title":"Benchmarking an Expert System for Electronic Diagnosis.","venue":"ITC","pages":"964-971","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Wilkinson86","url":"https://dblp.org/rec/conf/itc/Wilkinson86"}, "url":"URL#7034573" }, { "@score":"1", "@id":"7034574", "info":{"authors":{"author":[{"@pid":"65/1021","text":"Tom W. Williams"},{"@pid":"09/6725","text":"Wilfried Daehn"},{"@pid":"66/5815","text":"Matthias Gruetzner"},{"@pid":"79/3779","text":"Corot W. Starke"}]},"title":"Comparison of Aliasing Errors for Primitive and Non-Primitive Polynomials.","venue":"ITC","pages":"282-289","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WilliamsDGS86","url":"https://dblp.org/rec/conf/itc/WilliamsDGS86"}, "url":"URL#7034574" }, { "@score":"1", "@id":"7034575", "info":{"authors":{"author":{"@pid":"38/4540","text":"Mark D. Winkel"}},"title":"Using a Relational Database to Develop a Statistical Quality Control System for ATE.","venue":"ITC","pages":"74-79","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Winkel86","url":"https://dblp.org/rec/conf/itc/Winkel86"}, "url":"URL#7034575" }, { "@score":"1", "@id":"7034576", "info":{"authors":{"author":[{"@pid":"04/2974","text":"David M. Wu"},{"@pid":"01/1392","text":"Charles E. Radke"},{"@pid":"92/1113","text":"J. Paul Roth"}]},"title":"Statistical AC Test Coverage.","venue":"ITC","pages":"538-541","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/WuRR86","url":"https://dblp.org/rec/conf/itc/WuRR86"}, "url":"URL#7034576" }, { "@score":"1", "@id":"7034577", "info":{"authors":{"author":{"@pid":"16/4992","text":"Chi W. Yau"}},"title":"Concurrent Test Generation Using AI Techniques.","venue":"ITC","pages":"722-731","year":"1986","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/itc/Yau86","url":"https://dblp.org/rec/conf/itc/Yau86"}, "url":"URL#7034577" }, { "@score":"1", "@id":"7036445", "info":{"title":"Proceedings International Test Conference 1986, Washington, D.C., USA, September 1986","venue":"ITC","publisher":"IEEE Computer Society","year":"1986","type":"Editorship","access":"unavailable","key":"conf/itc/1986","url":"https://dblp.org/rec/conf/itc/1986"}, "url":"URL#7036445" } ] } } } )