callback( { "result":{ "query":":facetid:toc:\"db/conf/iscas/iscas2003-5.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"195.74" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"210", "@dc":"210", "@oc":"210", "@id":"43408635", "text":":facetid:toc:db/conf/iscas/iscas2003-5.bht" } }, "hits":{ "@total":"210", "@computed":"210", "@sent":"210", "@first":"0", "hit":[{ "@score":"1", "@id":"6188841", "info":{"authors":{"author":[{"@pid":"30/1492","text":"Ali Abbasian"},{"@pid":"55/6025","text":"S. H. Rasouli"},{"@pid":"07/1409","text":"Ali Afzali-Kusha"},{"@pid":"n/MehrdadNourani","text":"Mehrdad Nourani"}]},"title":"No-race charge recycling complementary pass transistor logic (NCRCPL) for low power applications.","venue":"ISCAS","pages":"289-292","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AbbasianRAN03","doi":"10.1109/ISCAS.2003.1206257","ee":"https://doi.org/10.1109/ISCAS.2003.1206257","url":"https://dblp.org/rec/conf/iscas/AbbasianRAN03"}, "url":"URL#6188841" }, { "@score":"1", "@id":"6188842", "info":{"authors":{"author":[{"@pid":"82/379","text":"Hoda S. Abdel-Aty-Zohdy"},{"@pid":"26/2000","text":"Jacob N. Allen"},{"@pid":"16/3327","text":"Robert L. Ewing"}]},"title":"Plastic NNs for biochemical detection.","venue":"ISCAS","pages":"665-668","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Abdel-Aty-ZohdyAE03","doi":"10.1109/ISCAS.2003.1206400","ee":"https://doi.org/10.1109/ISCAS.2003.1206400","url":"https://dblp.org/rec/conf/iscas/Abdel-Aty-ZohdyAE03"}, "url":"URL#6188842" }, { "@score":"1", "@id":"6188855", "info":{"authors":{"author":[{"@pid":"a/AsimJAlKhalili","text":"Asim J. Al-Khalili"},{"@pid":"05/3855","text":"Aiping Hu"}]},"title":"Design of a 32-bit squarer - exploiting addition redundancy.","venue":"ISCAS","pages":"325-328","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Al-KhaliliH03","doi":"10.1109/ISCAS.2003.1206269","ee":"https://doi.org/10.1109/ISCAS.2003.1206269","url":"https://dblp.org/rec/conf/iscas/Al-KhaliliH03"}, "url":"URL#6188855" }, { "@score":"1", "@id":"6188860", "info":{"authors":{"author":[{"@pid":"244/5267","text":"Gilson A. Alencar"},{"@pid":"43/586","text":"Luiz Pereira Calôba"},{"@pid":"80/5313","text":"M. S. Assis"}]},"title":"Artificial neural networks as rain attenuation predictors in earth-space paths.","venue":"ISCAS","pages":"701-704","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AlencarCA03","doi":"10.1109/ISCAS.2003.1206409","ee":"https://doi.org/10.1109/ISCAS.2003.1206409","url":"https://dblp.org/rec/conf/iscas/AlencarCA03"}, "url":"URL#6188860" }, { "@score":"1", "@id":"6188863", "info":{"authors":{"author":[{"@pid":"48/4750","text":"Massimo Alioto"},{"@pid":"60/6629","text":"Gaetano Palumbo"}]},"title":"Design of MUX, XOR and D-latch SCL gates.","venue":"ISCAS","pages":"261-264","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AliotoP03","doi":"10.1109/ISCAS.2003.1206248","ee":"https://doi.org/10.1109/ISCAS.2003.1206248","url":"https://dblp.org/rec/conf/iscas/AliotoP03"}, "url":"URL#6188863" }, { "@score":"1", "@id":"6188873", "info":{"authors":{"author":[{"@pid":"99/5949","text":"Vassilis Androutsopoulos"},{"@pid":"53/4541","text":"T. J. W. Clarke"},{"@pid":"41/4618","text":"Mike Brookes"}]},"title":"Synthesis and optimization of interfaces between hardware modules with incompatible protocols.","venue":"ISCAS","pages":"613-616","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AndroutsopoulosCB03","doi":"10.1109/ISCAS.2003.1206387","ee":"https://doi.org/10.1109/ISCAS.2003.1206387","url":"https://dblp.org/rec/conf/iscas/AndroutsopoulosCB03"}, "url":"URL#6188873" }, { "@score":"1", "@id":"6188882", "info":{"authors":{"author":{"@pid":"22/6906","text":"Sabri Arik"}},"title":"Global asymptotic stability of a larger class of delayed neural networks.","venue":"ISCAS","pages":"721-724","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Arik03","doi":"10.1109/ISCAS.2003.1206414","ee":"https://doi.org/10.1109/ISCAS.2003.1206414","url":"https://dblp.org/rec/conf/iscas/Arik03"}, "url":"URL#6188882" }, { "@score":"1", "@id":"6188886", "info":{"authors":{"author":[{"@pid":"66/5717","text":"Eleftheria Athanasopoulou"},{"@pid":"30/1351","text":"Christoforos N. Hadjicostis"}]},"title":"Upper and lower bounds on FSM switching activity.","venue":"ISCAS","pages":"417-420","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AthanasopoulouH03","doi":"10.1109/ISCAS.2003.1206301","ee":"https://doi.org/10.1109/ISCAS.2003.1206301","url":"https://dblp.org/rec/conf/iscas/AthanasopoulouH03"}, "url":"URL#6188886" }, { "@score":"1", "@id":"6188889", "info":{"authors":{"author":[{"@pid":"14/4003","text":"Mutlu Avci"},{"@pid":"y/TulayYildirim","text":"Tülay Yildirim"}]},"title":"A coding method for 123 decision diagram pass transistor logic circuit synthesis.","venue":"ISCAS","pages":"189-192","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/AvciY03","doi":"10.1109/ISCAS.2003.1206228","ee":"https://doi.org/10.1109/ISCAS.2003.1206228","url":"https://dblp.org/rec/conf/iscas/AvciY03"}, "url":"URL#6188889" }, { "@score":"1", "@id":"6188902", "info":{"authors":{"author":[{"@pid":"67/4367","text":"Michael W. Baker"},{"@pid":"44/5226","text":"Serhii M. Zhak"},{"@pid":"46/2465","text":"Rahul Sarpeshkar"}]},"title":"A micropower envelope detector for audio applications.","venue":"ISCAS","pages":"1-4","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BakerZS03","doi":"10.1109/ISCAS.2003.1206157","ee":"https://doi.org/10.1109/ISCAS.2003.1206157","url":"https://dblp.org/rec/conf/iscas/BakerZS03"}, "url":"URL#6188902" }, { "@score":"1", "@id":"6188907", "info":{"authors":{"author":[{"@pid":"43/1989","text":"Ansuman Banerjee"},{"@pid":"39/2452","text":"Pallab Dasgupta"},{"@pid":"c/PPChakrabarti","text":"Partha Pratim Chakrabarti"}]},"title":"Open computation tree logic with fairness.","venue":"ISCAS","pages":"249-252","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BanerjeeDC03","doi":"10.1109/ISCAS.2003.1206245","ee":"https://doi.org/10.1109/ISCAS.2003.1206245","url":"https://dblp.org/rec/conf/iscas/BanerjeeDC03"}, "url":"URL#6188907" }, { "@score":"1", "@id":"6188909", "info":{"authors":{"author":[{"@pid":"04/6487","text":"P. Barrera"},{"@pid":"264/7097","text":"Antonino Calabrò"},{"@pid":"46/6763","text":"Luigi Fortuna"},{"@pid":"08/3176","text":"Domenico Porto"}]},"title":"A new method for implementing gate operations in a quantum factoring algorithm.","venue":"ISCAS","pages":"777-780","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BarreraCFP03","doi":"10.1109/ISCAS.2003.1206428","ee":"https://doi.org/10.1109/ISCAS.2003.1206428","url":"https://dblp.org/rec/conf/iscas/BarreraCFP03"}, "url":"URL#6188909" }, { "@score":"1", "@id":"6188911", "info":{"authors":{"author":[{"@pid":"72/4142","text":"Rizwan Bashirullah"},{"@pid":"97/2476","text":"Wentai Liu"},{"@pid":"15/240","text":"Ralph K. Cavin III"}]},"title":"Accurate delay model and experimental verification for current/voltage mode on-chip interconnects.","venue":"ISCAS","pages":"169-172","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BashirullahLC03","doi":"10.1109/ISCAS.2003.1206221","ee":"https://doi.org/10.1109/ISCAS.2003.1206221","url":"https://dblp.org/rec/conf/iscas/BashirullahLC03"}, "url":"URL#6188911" }, { "@score":"1", "@id":"6188912", "info":{"authors":{"author":[{"@pid":"72/4142","text":"Rizwan Bashirullah"},{"@pid":"97/2476","text":"Wentai Liu"},{"@pid":"92/5420","text":"Ying Ji"},{"@pid":"14/2893","text":"Gurhan Alper Kendir"},{"@pid":"07/3856","text":"Mohanasankar Sivaprakasam"},{"@pid":"10/5789","text":"Guoxing Wang"},{"@pid":"57/2667","text":"B. Pundi"}]},"title":"A smart bi-directional telemetry unit for retinal prosthetic device.","venue":"ISCAS","pages":"5-8","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BashirullahLJKSWP03","doi":"10.1109/ISCAS.2003.1206158","ee":"https://doi.org/10.1109/ISCAS.2003.1206158","url":"https://dblp.org/rec/conf/iscas/BashirullahLJKSWP03"}, "url":"URL#6188912" }, { "@score":"1", "@id":"6188919", "info":{"authors":{"author":[{"@pid":"77/2986","text":"Yngvar Berg"},{"@pid":"67/6132","text":"Snorre Aunet"},{"@pid":"00/4273","text":"Omid Mirmotahari"},{"@pid":"h/MatsErlingHovin","text":"Mats Høvin"}]},"title":"Novel recharge semi-floating-gate CMOS logic for multiple-valued systems.","venue":"ISCAS","pages":"193-196","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BergAMH03","doi":"10.1109/ISCAS.2003.1206229","ee":"https://doi.org/10.1109/ISCAS.2003.1206229","url":"https://dblp.org/rec/conf/iscas/BergAMH03"}, "url":"URL#6188919" }, { "@score":"1", "@id":"6188922", "info":{"authors":{"author":[{"@pid":"72/4883","text":"Anders Berkeman"},{"@pid":"03/2513","text":"Viktor Öwall"}]},"title":"A configurable divider using digit recurrence.","venue":"ISCAS","pages":"333-336","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BerkemanO03","doi":"10.1109/ISCAS.2003.1206272","ee":"https://doi.org/10.1109/ISCAS.2003.1206272","url":"https://dblp.org/rec/conf/iscas/BerkemanO03"}, "url":"URL#6188922" }, { "@score":"1", "@id":"6188923", "info":{"authors":{"author":{"@pid":"85/1113","text":"Amine Bermak"}},"title":"A highly scalable 3D chip for binary neural network classification applications.","venue":"ISCAS","pages":"685-688","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Bermak03","doi":"10.1109/ISCAS.2003.1206405","ee":"https://doi.org/10.1109/ISCAS.2003.1206405","url":"https://dblp.org/rec/conf/iscas/Bermak03"}, "url":"URL#6188923" }, { "@score":"1", "@id":"6188924", "info":{"authors":{"author":[{"@pid":"85/1113","text":"Amine Bermak"},{"@pid":"51/6209","text":"Matihias Hojinger"}]},"title":"Focal plane image segmentation using locally interconnected spiking pixel architecture.","venue":"ISCAS","pages":"833-836","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BermakH03","doi":"10.1109/ISCAS.2003.1206442","ee":"https://doi.org/10.1109/ISCAS.2003.1206442","url":"https://dblp.org/rec/conf/iscas/BermakH03"}, "url":"URL#6188924" }, { "@score":"1", "@id":"6188927", "info":{"authors":{"author":[{"@pid":"b/GuidoBertoni","text":"Guido Bertoni"},{"@pid":"20/3965","text":"A. Bircan"},{"@pid":"06/4342","text":"Luca Breveglieri"},{"@pid":"51/5693","text":"Pasqualina Fragneto"},{"@pid":"91/3195","text":"Marco Macchetti"},{"@pid":"82/5784","text":"Vittorio Zaccaria"}]},"title":"About the performances of the Advanced Encryption Standard in embedded systems with cache memory.","venue":"ISCAS","pages":"145-148","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BertoniBABFMZ03","doi":"10.1109/ISCAS.2003.1206212","ee":"https://doi.org/10.1109/ISCAS.2003.1206212","url":"https://dblp.org/rec/conf/iscas/BertoniBABFMZ03"}, "url":"URL#6188927" }, { "@score":"1", "@id":"6188934", "info":{"authors":{"author":[{"@pid":"64/6425","text":"Sébastien Bilavarn"},{"@pid":"96/7029","text":"Guy Gogniat"},{"@pid":"67/1244","text":"Jean Luc Philippe"},{"@pid":"12/6779","text":"Lilian Bossuet"}]},"title":"Fast prototyping of reconfigurable architectures from a C program.","venue":"ISCAS","pages":"589-592","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BilavarnGPB03","doi":"10.1109/ISCAS.2003.1206381","ee":"https://doi.org/10.1109/ISCAS.2003.1206381","url":"https://dblp.org/rec/conf/iscas/BilavarnGPB03"}, "url":"URL#6188934" }, { "@score":"1", "@id":"6188939", "info":{"authors":{"author":[{"@pid":"70/6227","text":"Adria Bofill-i-Petit"},{"@pid":"51/5244","text":"Alan F. Murray"}]},"title":"Learning temporal correlations in biologically-inspired aVLSI.","venue":"ISCAS","pages":"817-820","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Bofill-i-PetitM03","doi":"10.1109/ISCAS.2003.1206438","ee":"https://doi.org/10.1109/ISCAS.2003.1206438","url":"https://dblp.org/rec/conf/iscas/Bofill-i-PetitM03"}, "url":"URL#6188939" }, { "@score":"1", "@id":"6188948", "info":{"authors":{"author":{"@pid":"40/1081","text":"Vladimir Brajovic"}},"title":"Lossless non-arbitrated address-event coding.","venue":"ISCAS","pages":"825-828","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Brajovic03","doi":"10.1109/ISCAS.2003.1206440","ee":"https://doi.org/10.1109/ISCAS.2003.1206440","url":"https://dblp.org/rec/conf/iscas/Brajovic03"}, "url":"URL#6188948" }, { "@score":"1", "@id":"6188951", "info":{"authors":{"author":[{"@pid":"171/7910","text":"Maide Bucolo"},{"@pid":"46/6763","text":"Luigi Fortuna"},{"@pid":"33/4508","text":"Manuela La Rosa"}]},"title":"Synchronization in arrays of fuzzy chaotic oscillators.","venue":"ISCAS","pages":"793-796","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BucoloFR03","doi":"10.1109/ISCAS.2003.1206432","ee":"https://doi.org/10.1109/ISCAS.2003.1206432","url":"https://dblp.org/rec/conf/iscas/BucoloFR03"}, "url":"URL#6188951" }, { "@score":"1", "@id":"6188956", "info":{"authors":{"author":[{"@pid":"69/9547","text":"Andreas Burg"},{"@pid":"28/6272","text":"Frank K. Gürkaynak"},{"@pid":"67/3960","text":"Hubert Kaeslin"},{"@pid":"f/WolfgangFichtner","text":"Wolfgang Fichtner"}]},"title":"Variable delay ripple carry adder with carry chain interrupt detection.","venue":"ISCAS","pages":"113-116","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BurgGKF03","doi":"10.1109/ISCAS.2003.1206202","ee":"https://doi.org/10.1109/ISCAS.2003.1206202","url":"https://dblp.org/rec/conf/iscas/BurgGKF03"}, "url":"URL#6188956" }, { "@score":"1", "@id":"6188957", "info":{"authors":{"author":[{"@pid":"96/1567","text":"Adrian Burian"},{"@pid":"t/JarmoTakala","text":"Jarmo Takala"}]},"title":"A recurrent neural network for 1-D phase retrieval.","venue":"ISCAS","pages":"729-732","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/BurianT03","doi":"10.1109/ISCAS.2003.1206416","ee":"https://doi.org/10.1109/ISCAS.2003.1206416","url":"https://dblp.org/rec/conf/iscas/BurianT03"}, "url":"URL#6188957" }, { "@score":"1", "@id":"6188960", "info":{"authors":{"author":[{"@pid":"65/1912","text":"José A. Calderón-Martínez"},{"@pid":"86/1074","text":"Pascual Campoy Cervera"}]},"title":"A convolutional neural architecture: an application for defects detection in continuous manufacturing systems.","venue":"ISCAS","pages":"749-752","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Calderon-MartinezC03","doi":"10.1109/ISCAS.2003.1206421","ee":"https://doi.org/10.1109/ISCAS.2003.1206421","url":"https://dblp.org/rec/conf/iscas/Calderon-MartinezC03"}, "url":"URL#6188960" }, { "@score":"1", "@id":"6188965", "info":{"authors":{"author":[{"@pid":"58/745","text":"Gian Carlo Cardarilli"},{"@pid":"84/5657","text":"Marco Ottavi"},{"@pid":"72/5613","text":"Salvatore Pontarelli"},{"@pid":"59/6800","text":"Marco Re"},{"@pid":"18/2617","text":"Adelio Salsano"}]},"title":"A fault tolerant hardware based file system manager for solid state mass memory.","venue":"ISCAS","pages":"649-652","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/CardarilliOPRS03","doi":"10.1109/ISCAS.2003.1206396","ee":"https://doi.org/10.1109/ISCAS.2003.1206396","url":"https://dblp.org/rec/conf/iscas/CardarilliOPRS03"}, "url":"URL#6188965" }, { "@score":"1", "@id":"6188971", "info":{"authors":{"author":[{"@pid":"25/5214","text":"Luigi Carro"},{"@pid":"79/3911","text":"Edgard de Faria Corrêa"},{"@pid":"80/3155","text":"R. Cardozo"},{"@pid":"m/FernandoGehmMoraes","text":"Fernando Moraes 0001"},{"@pid":"84/5693","text":"Sergio Bampi"}]},"title":"Exploiting reconfigurability for low-power control of embedded processors.","venue":"ISCAS","pages":"421-424","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/CarroCCMB03","doi":"10.1109/ISCAS.2003.1206303","ee":"https://doi.org/10.1109/ISCAS.2003.1206303","url":"https://dblp.org/rec/conf/iscas/CarroCCMB03"}, "url":"URL#6188971" }, { "@score":"1", "@id":"6188975", "info":{"authors":{"author":[{"@pid":"15/3223","text":"Peter Celinski"},{"@pid":"a/DerekAbbott","text":"Derek Abbott"},{"@pid":"c/SorinCotofana","text":"Sorin Dan Cotofana"}]},"title":"Area efficient, high speed parallel counter circuits using charge recycling threshold logic.","venue":"ISCAS","pages":"233-236","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/CelinskiAC03","doi":"10.1109/ISCAS.2003.1206239","ee":"https://doi.org/10.1109/ISCAS.2003.1206239","url":"https://dblp.org/rec/conf/iscas/CelinskiAC03"}, "url":"URL#6188975" }, { "@score":"1", "@id":"6188989", "info":{"authors":{"author":[{"@pid":"69/5617","text":"Hoseok Chang"},{"@pid":"86/6680","text":"Wonchul Lee"},{"@pid":"22/1975","text":"Wonyong Sung"}]},"title":"Optimization of power consumption for an ARM7-based multimedia handheld device.","venue":"ISCAS","pages":"105-108","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChangLS03","doi":"10.1109/ISCAS.2003.1206199","ee":"https://doi.org/10.1109/ISCAS.2003.1206199","url":"https://dblp.org/rec/conf/iscas/ChangLS03"}, "url":"URL#6188989" }, { "@score":"1", "@id":"6188990", "info":{"authors":{"author":[{"@pid":"48/4817","text":"Thitiporn Chanwimaluang"},{"@pid":"f/GuoliangFan","text":"Guoliang Fan"}]},"title":"An efficient blood vessel detection algorithm for retinal images using local entropy thresholding.","venue":"ISCAS","pages":"21-24","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChanwimaluangF03","doi":"10.1109/ISCAS.2003.1206162","ee":"https://doi.org/10.1109/ISCAS.2003.1206162","url":"https://dblp.org/rec/conf/iscas/ChanwimaluangF03"}, "url":"URL#6188990" }, { "@score":"1", "@id":"6189004", "info":{"authors":{"author":[{"@pid":"51/4437","text":"Chien-In Henry Chen"},{"@pid":"53/1347","text":"Kiran George"}]},"title":"Configurable two-dimensional linear feedback shifter registers for deterministic and random patterns [logic BIST].","venue":"ISCAS","pages":"521-524","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChenG03a","doi":"10.1109/ISCAS.2003.1206337","ee":"https://doi.org/10.1109/ISCAS.2003.1206337","url":"https://dblp.org/rec/conf/iscas/ChenG03a"}, "url":"URL#6189004" }, { "@score":"1", "@id":"6189008", "info":{"authors":{"author":[{"@pid":"33/3843","text":"P. C. Chen"},{"@pid":"89/4505","text":"James B. Kuo"}]},"title":"Novel sub-1V CMOS domino dynamic logic circuit using a direct bootstrap (DB) technique for low-voltage CMOS VLSI.","venue":"ISCAS","pages":"441-444","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChenK03","doi":"10.1109/ISCAS.2003.1206310","ee":"https://doi.org/10.1109/ISCAS.2003.1206310","url":"https://dblp.org/rec/conf/iscas/ChenK03"}, "url":"URL#6189008" }, { "@score":"1", "@id":"6189014", "info":{"authors":{"author":[{"@pid":"73/2998","text":"Chunhong Chen"},{"@pid":"02/6340","text":"Jiang Zhao"},{"@pid":"98/6509","text":"Majid Ahmadi"}]},"title":"A semi-Gray encoding algorithm for low-power state assignment.","venue":"ISCAS","pages":"389-392","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChenZA03","doi":"10.1109/ISCAS.2003.1206289","ee":"https://doi.org/10.1109/ISCAS.2003.1206289","url":"https://dblp.org/rec/conf/iscas/ChenZA03"}, "url":"URL#6189014" }, { "@score":"1", "@id":"6189015", "info":{"authors":{"author":[{"@pid":"59/1210","text":"Kuang-Fu Cheng"},{"@pid":"31/793","text":"Sau-Gee Chen"}]},"title":"A low-complexity correlation algorithm.","venue":"ISCAS","pages":"301-304","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChengC03","doi":"10.1109/ISCAS.2003.1206261","ee":"https://doi.org/10.1109/ISCAS.2003.1206261","url":"https://dblp.org/rec/conf/iscas/ChengC03"}, "url":"URL#6189015" }, { "@score":"1", "@id":"6189016", "info":{"authors":{"author":[{"@pid":"23/6083","text":"Kuo-Hsing Cheng"},{"@pid":"03/6373","text":"Chung-Yu Chang"},{"@pid":"16/3171","text":"Chia-Hung Wei"}]},"title":"A CMOS charge pump for sub-2.0 V operation.","venue":"ISCAS","pages":"89-92","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChengCW03","doi":"10.1109/ISCAS.2003.1206194","ee":"https://doi.org/10.1109/ISCAS.2003.1206194","url":"https://dblp.org/rec/conf/iscas/ChengCW03"}, "url":"URL#6189016" }, { "@score":"1", "@id":"6189017", "info":{"authors":{"author":[{"@pid":"23/6083","text":"Kuo-Hsing Cheng"},{"@pid":"59/5658","text":"Shu-Yu Jiang"},{"@pid":"95/2709","text":"Zong-Shen Chen"}]},"title":"BIST for clock jitter measurements.","venue":"ISCAS","pages":"577-580","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChengJC03","doi":"10.1109/ISCAS.2003.1206378","ee":"https://doi.org/10.1109/ISCAS.2003.1206378","url":"https://dblp.org/rec/conf/iscas/ChengJC03"}, "url":"URL#6189017" }, { "@score":"1", "@id":"6189018", "info":{"authors":{"author":[{"@pid":"23/6083","text":"Kuo-Hsing Cheng"},{"@pid":"73/828","text":"Yung-Hsiang Lin"}]},"title":"A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application.","venue":"ISCAS","pages":"425-428","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChengL03","doi":"10.1109/ISCAS.2003.1206304","ee":"https://doi.org/10.1109/ISCAS.2003.1206304","url":"https://dblp.org/rec/conf/iscas/ChengL03"}, "url":"URL#6189018" }, { "@score":"1", "@id":"6189019", "info":{"authors":{"author":[{"@pid":"23/6083","text":"Kuo-Hsing Cheng"},{"@pid":"14/4732","text":"Yang-Han Lee"},{"@pid":"46/2194","text":"Wei-Chun Chang"}]},"title":"A new robust handshake for asymmetric asynchronous micro-pipelines.","venue":"ISCAS","pages":"209-212","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChengLC03","doi":"10.1109/ISCAS.2003.1206233","ee":"https://doi.org/10.1109/ISCAS.2003.1206233","url":"https://dblp.org/rec/conf/iscas/ChengLC03"}, "url":"URL#6189019" }, { "@score":"1", "@id":"6189030", "info":{"authors":{"author":[{"@pid":"75/4571","text":"K. J. Cho"},{"@pid":"76/1196","text":"E. M. Choi"},{"@pid":"71/4315","text":"Jin-Gyun Chung"},{"@pid":"37/4612","text":"M. S. Lim"},{"@pid":"31/2252","text":"J. W. Kim"}]},"title":"Low-error fixed-width squarer design.","venue":"ISCAS","pages":"137-140","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChoCCLK03","doi":"10.1109/ISCAS.2003.1206210","ee":"https://doi.org/10.1109/ISCAS.2003.1206210","url":"https://dblp.org/rec/conf/iscas/ChoCCLK03"}, "url":"URL#6189030" }, { "@score":"1", "@id":"6189031", "info":{"authors":{"author":[{"@pid":"24/4613","text":"Sanghoon Choi"},{"@pid":"36/5541","text":"William R. Eisenstadt"},{"@pid":"76/5280","text":"Robert M. Fox"}]},"title":"Design of programmable embedded IF source for design self-test.","venue":"ISCAS","pages":"241-244","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChoiEF03","doi":"10.1109/ISCAS.2003.1206242","ee":"https://doi.org/10.1109/ISCAS.2003.1206242","url":"https://dblp.org/rec/conf/iscas/ChoiEF03"}, "url":"URL#6189031" }, { "@score":"1", "@id":"6189034", "info":{"authors":{"author":[{"@pid":"30/849","text":"Hwang-Cherng Chow"},{"@pid":"56/1322","text":"I-Chyn Wey"}]},"title":"A 3.3 V 1 GHz low-latency pipelined Booth multiplier with new Manchester carry-pass adder.","venue":"ISCAS","pages":"121-124","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChowW03","doi":"10.1109/ISCAS.2003.1206205","ee":"https://doi.org/10.1109/ISCAS.2003.1206205","url":"https://dblp.org/rec/conf/iscas/ChowW03"}, "url":"URL#6189034" }, { "@score":"1", "@id":"6189040", "info":{"authors":{"author":[{"@pid":"91/134","text":"Chien-Chung Chua"},{"@pid":"92/3436","text":"Bah-Hwee Gwee"},{"@pid":"93/4217","text":"Joseph Sylvester Chang"}]},"title":"A low-voltage micropower asynchronous multiplier for a multiplierless FIR filter.","venue":"ISCAS","pages":"381-384","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ChuaGC03","doi":"10.1109/ISCAS.2003.1206287","ee":"https://doi.org/10.1109/ISCAS.2003.1206287","url":"https://dblp.org/rec/conf/iscas/ChuaGC03"}, "url":"URL#6189040" }, { "@score":"1", "@id":"6189044", "info":{"authors":{"author":[{"@pid":"97/949","text":"Massimo Conti"},{"@pid":"61/2038","text":"Paolo Crippa"},{"@pid":"64/2270","text":"Francesco Fedecostunte"},{"@pid":"65/1724","text":"Simone Orcioni"},{"@pid":"47/5839","text":"F. Ricciardi"},{"@pid":"89/5095","text":"Claudio Turchetti"},{"@pid":"56/4008","text":"Loris Vendrame"}]},"title":"A modular test structure for CMOS mismatch characterization.","venue":"ISCAS","pages":"569-572","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ContiCFORTV03","doi":"10.1109/ISCAS.2003.1206376","ee":"https://doi.org/10.1109/ISCAS.2003.1206376","url":"https://dblp.org/rec/conf/iscas/ContiCFORTV03"}, "url":"URL#6189044" }, { "@score":"1", "@id":"6189045", "info":{"authors":{"author":[{"@pid":"48/3986","text":"Fernando Corinto"},{"@pid":"75/5467","text":"Marco Gilli"},{"@pid":"82/649","text":"Pier Paolo Civalleri"}]},"title":"On dynamic behavior of full range CNNs.","venue":"ISCAS","pages":"765-768","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/CorintoGC03","doi":"10.1109/ISCAS.2003.1206425","ee":"https://doi.org/10.1109/ISCAS.2003.1206425","url":"https://dblp.org/rec/conf/iscas/CorintoGC03"}, "url":"URL#6189045" }, { "@score":"1", "@id":"6189046", "info":{"authors":{"author":[{"@pid":"03/4844","text":"Jonathan Coulombe"},{"@pid":"38/3745","text":"Jean-François Gervais"},{"@pid":"18/681","text":"Mohamad Sawan"}]},"title":"A cortical stimulator with monitoring capabilities using a novel 1 Mbps ASK data link.","venue":"ISCAS","pages":"53-56","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/CoulombeGS03","doi":"10.1109/ISCAS.2003.1206181","ee":"https://doi.org/10.1109/ISCAS.2003.1206181","url":"https://dblp.org/rec/conf/iscas/CoulombeGS03"}, "url":"URL#6189046" }, { "@score":"1", "@id":"6189048", "info":{"authors":{"author":{"@pid":"c/PDCristea","text":"Paul Dan Cristea"}},"title":"Phase analysis of DNA genomic signals.","venue":"ISCAS","pages":"25-28","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Cristea03","doi":"10.1109/ISCAS.2003.1206163","ee":"https://doi.org/10.1109/ISCAS.2003.1206163","url":"https://dblp.org/rec/conf/iscas/Cristea03"}, "url":"URL#6189048" }, { "@score":"1", "@id":"6189062", "info":{"authors":{"author":[{"@pid":"86/6683","text":"Turan Demirci"},{"@pid":"21/3164","text":"Ilhan Hatirnaz"},{"@pid":"l/YusufLeblebici","text":"Yusuf Leblebici"}]},"title":"Full-custom CMOS realization of a high-performance binary sorting engine with linear area-time complexity.","venue":"ISCAS","pages":"453-456","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/DemirciHL03","doi":"10.1109/ISCAS.2003.1206314","ee":"https://doi.org/10.1109/ISCAS.2003.1206314","url":"https://dblp.org/rec/conf/iscas/DemirciHL03"}, "url":"URL#6189062" }, { "@score":"1", "@id":"6189068", "info":{"authors":{"author":[{"@pid":"71/6633","text":"Vinita V. Deodhar"},{"@pid":"20/6884","text":"Jeffrey A. Davis"}]},"title":"Voltage scaling and repeater insertion for high-throughput low-power interconnects.","venue":"ISCAS","pages":"349-352","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/DeodharD03","doi":"10.1109/ISCAS.2003.1206277","ee":"https://doi.org/10.1109/ISCAS.2003.1206277","url":"https://dblp.org/rec/conf/iscas/DeodharD03"}, "url":"URL#6189068" }, { "@score":"1", "@id":"6189069", "info":{"authors":{"author":[{"@pid":"56/3817","text":"Giorgos Dimitrakopoulos"},{"@pid":"88/6762","text":"Xrysovalantis Kavousianos"},{"@pid":"04/3321","text":"Dimitris Nikolos"}]},"title":"Virtual-scan: a novel approach for software-based self-testing of microprocessors.","venue":"ISCAS","pages":"237-240","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/DimitrakopoulosKN03","doi":"10.1109/ISCAS.2003.1206240","ee":"https://doi.org/10.1109/ISCAS.2003.1206240","url":"https://dblp.org/rec/conf/iscas/DimitrakopoulosKN03"}, "url":"URL#6189069" }, { "@score":"1", "@id":"6189070", "info":{"authors":{"author":[{"@pid":"56/3817","text":"Giorgos Dimitrakopoulos"},{"@pid":"40/1531","text":"Haridimos T. Vergos"},{"@pid":"04/3321","text":"Dimitris Nikolos"},{"@pid":"11/6649","text":"Costas Efstathiou"}]},"title":"A systematic methodology for designing area-time efficient parallel-prefix modulo 2n - 1 adders.","venue":"ISCAS","pages":"225-228","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/DimitrakopoulosVNE03","doi":"10.1109/ISCAS.2003.1206237","ee":"https://doi.org/10.1109/ISCAS.2003.1206237","url":"https://dblp.org/rec/conf/iscas/DimitrakopoulosVNE03"}, "url":"URL#6189070" }, { "@score":"1", "@id":"6189073", "info":{"authors":{"author":[{"@pid":"67/3565","text":"Radu Dogaru"},{"@pid":"76/1787","text":"Ioana Dogaru"},{"@pid":"g/ManfredGlesner","text":"Manfred Glesner"}]},"title":"Compact image compression using simplicial and ART neural systems with mixed signal implementations.","venue":"ISCAS","pages":"689-692","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/DogaruDG03","doi":"10.1109/ISCAS.2003.1206406","ee":"https://doi.org/10.1109/ISCAS.2003.1206406","url":"https://dblp.org/rec/conf/iscas/DogaruDG03"}, "url":"URL#6189073" }, { "@score":"1", "@id":"6189080", "info":{"authors":{"author":{"@pid":"36/3945","text":"Rüdiger Ebendt"}},"title":"Reducing the number of variable movements in exact BDD minimization.","venue":"ISCAS","pages":"605-608","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Ebendt03","doi":"10.1109/ISCAS.2003.1206385","ee":"https://doi.org/10.1109/ISCAS.2003.1206385","url":"https://dblp.org/rec/conf/iscas/Ebendt03"}, "url":"URL#6189080" }, { "@score":"1", "@id":"6189081", "info":{"authors":{"author":[{"@pid":"e/KOEgiazarian","text":"Karen O. Egiazarian"},{"@pid":"a/JaakkoAstola","text":"Jaakko Astola"},{"@pid":"53/4293","text":"Radomir S. Stankovic"},{"@pid":"91/1374","text":"Milena Stankovic"}]},"title":"Circuit design from optimal wavelet packet series expressions.","venue":"ISCAS","pages":"597-600","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/EgiazarianASS03","doi":"10.1109/ISCAS.2003.1206383","ee":"https://doi.org/10.1109/ISCAS.2003.1206383","url":"https://dblp.org/rec/conf/iscas/EgiazarianASS03"}, "url":"URL#6189081" }, { "@score":"1", "@id":"6189085", "info":{"authors":{"author":[{"@pid":"e/AimanHElMaleh","text":"Aiman H. El-Maleh"},{"@pid":"64/5626","text":"Khaled Al-Utaibi"}]},"title":"On efficient extraction of partially specified test sets for synchronous sequential circuits.","venue":"ISCAS","pages":"545-548","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/El-MalehA03","doi":"10.1109/ISCAS.2003.1206346","ee":"https://doi.org/10.1109/ISCAS.2003.1206346","url":"https://dblp.org/rec/conf/iscas/El-MalehA03"}, "url":"URL#6189085" }, { "@score":"1", "@id":"6189086", "info":{"authors":{"author":[{"@pid":"55/6934","text":"Magdy A. El-Moursy"},{"@pid":"65/1497","text":"Eby G. Friedman"}]},"title":"Inductive interconnect width optimization for low power.","venue":"ISCAS","pages":"273-276","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/El-MoursyF03","doi":"10.1109/ISCAS.2003.1206252","ee":"https://doi.org/10.1109/ISCAS.2003.1206252","url":"https://dblp.org/rec/conf/iscas/El-MoursyF03"}, "url":"URL#6189086" }, { "@score":"1", "@id":"6189088", "info":{"authors":{"author":[{"@pid":"67/388","text":"Mohamed A. Elgamel"},{"@pid":"10/3598","text":"Kannan S. Tharmalingam"},{"@pid":"b/MagdyABayoumi","text":"Magdy A. Bayoumi"}]},"title":"Noise-constrained interconnect optimization for nanometer technologies.","venue":"ISCAS","pages":"481-484","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ElgamelTB03","doi":"10.1109/ISCAS.2003.1206323","ee":"https://doi.org/10.1109/ISCAS.2003.1206323","url":"https://dblp.org/rec/conf/iscas/ElgamelTB03"}, "url":"URL#6189088" }, { "@score":"1", "@id":"6189094", "info":{"authors":{"author":[{"@pid":"18/882","text":"Toshifumi Enomoto"},{"@pid":"23/2861","text":"Tomohito Ei"}]},"title":"Low-power CMOS circuit techniques for motion estimators.","venue":"ISCAS","pages":"409-412","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/EnomotoE03","doi":"10.1109/ISCAS.2003.1206299","ee":"https://doi.org/10.1109/ISCAS.2003.1206299","url":"https://dblp.org/rec/conf/iscas/EnomotoE03"}, "url":"URL#6189094" }, { "@score":"1", "@id":"6189095", "info":{"authors":{"author":[{"@pid":"54/3384","text":"Ahmet T. Erdogan"},{"@pid":"32/362","text":"Tughrul Arslan"}]},"title":"Low power block based FIR filtering cores.","venue":"ISCAS","pages":"341-344","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ErdoganA03","doi":"10.1109/ISCAS.2003.1206274","ee":"https://doi.org/10.1109/ISCAS.2003.1206274","url":"https://dblp.org/rec/conf/iscas/ErdoganA03"}, "url":"URL#6189095" }, { "@score":"1", "@id":"6189110", "info":{"authors":{"author":[{"@pid":"18/3669","text":"Yu-Cheng Fan"},{"@pid":"50/4286","text":"Hen-Wai Tsao"}]},"title":"Watermarking based IP core protection.","venue":"ISCAS","pages":"181-184","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FanT03","doi":"10.1109/ISCAS.2003.1206225","ee":"https://doi.org/10.1109/ISCAS.2003.1206225","url":"https://dblp.org/rec/conf/iscas/FanT03"}, "url":"URL#6189110" }, { "@score":"1", "@id":"6189111", "info":{"authors":{"author":[{"@pid":"48/1416","text":"Jyh Perng Fang"},{"@pid":"74/4774","text":"Sao-Jie Chen"}]},"title":"Tile-graph-based power planning.","venue":"ISCAS","pages":"501-504","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FangC03","doi":"10.1109/ISCAS.2003.1206331","ee":"https://doi.org/10.1109/ISCAS.2003.1206331","url":"https://dblp.org/rec/conf/iscas/FangC03"}, "url":"URL#6189111" }, { "@score":"1", "@id":"6189115", "info":{"authors":{"author":[{"@pid":"97/2390","text":"Aamir A. Farooqui"},{"@pid":"22/1080","text":"Vojin G. Oklobdzija"},{"@pid":"43/233","text":"Sadiq M. Sait"}]},"title":"Area-time optimal adder with relative placement generator.","venue":"ISCAS","pages":"141-144","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FarooquiOS03","doi":"10.1109/ISCAS.2003.1206211","ee":"https://doi.org/10.1109/ISCAS.2003.1206211","url":"https://dblp.org/rec/conf/iscas/FarooquiOS03"}, "url":"URL#6189115" }, { "@score":"1", "@id":"6189117", "info":{"authors":{"author":[{"@pid":"73/3168","text":"Kamran Farzan"},{"@pid":"18/4015","text":"David A. Johns"}]},"title":"A low-complexity power-efficient signaling scheme for chip-to-chip communication.","venue":"ISCAS","pages":"77-80","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FarzanJ03a","doi":"10.1109/ISCAS.2003.1206189","ee":"https://doi.org/10.1109/ISCAS.2003.1206189","url":"https://dblp.org/rec/conf/iscas/FarzanJ03a"}, "url":"URL#6189117" }, { "@score":"1", "@id":"6189126", "info":{"authors":{"author":[{"@pid":"18/5004","text":"Patrice Fleury"},{"@pid":"51/5244","text":"Alan F. Murray"}]},"title":"Mixed-signal VLSI implementation of the Products of Experts' contrastive divergence learning scheme.","venue":"ISCAS","pages":"653-656","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FleuryM03","doi":"10.1109/ISCAS.2003.1206397","ee":"https://doi.org/10.1109/ISCAS.2003.1206397","url":"https://dblp.org/rec/conf/iscas/FleuryM03"}, "url":"URL#6189126" }, { "@score":"1", "@id":"6189132", "info":{"authors":{"author":[{"@pid":"27/7009","text":"Alexander Frey"},{"@pid":"15/6836","text":"Martin Jenkner"},{"@pid":"32/4443","text":"Meinrad Schienle"},{"@pid":"72/2657","text":"Christian Paulus"},{"@pid":"62/4309","text":"Birgit Holzapfl"},{"@pid":"47/3280","text":"Petra Schindler-Bauer"},{"@pid":"12/4331","text":"Franz Hofmann"},{"@pid":"46/2129","text":"Dirk Kuhlmeier"},{"@pid":"55/5784","text":"Jürgen Krause"},{"@pid":"21/4035","text":"Jörg Albers"},{"@pid":"317/5017","text":"Walter Gumbrecht"},{"@pid":"s/DSchmittLandsiedel","text":"Doris Schmitt-Landsiedel"},{"@pid":"59/5645","text":"Roland Thewes"}]},"title":"Design of an integrated potentiostat circuit for CMOS bio sensor chips.","venue":"ISCAS","pages":"9-12","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FreyJSPHSHKKAGST03","doi":"10.1109/ISCAS.2003.1206159","ee":"https://doi.org/10.1109/ISCAS.2003.1206159","url":"https://dblp.org/rec/conf/iscas/FreyJSPHSHKKAGST03"}, "url":"URL#6189132" }, { "@score":"1", "@id":"6189138", "info":{"authors":{"author":[{"@pid":"08/1112","text":"Masayoshi Fujino"},{"@pid":"94/6886","text":"Vasily G. Moshnyaga"}]},"title":"Dynamic operand transformation for low-power multiplier-accumulator design.","venue":"ISCAS","pages":"345-348","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/FujinoM03","doi":"10.1109/ISCAS.2003.1206276","ee":"https://doi.org/10.1109/ISCAS.2003.1206276","url":"https://dblp.org/rec/conf/iscas/FujinoM03"}, "url":"URL#6189138" }, { "@score":"1", "@id":"6189159", "info":{"authors":{"author":[{"@pid":"64/1096","text":"Andrea Gerosa"},{"@pid":"39/5005","text":"Andrea Neviani"}]},"title":"A very low-power 8-bit Sigma-Delta converter in a 0.8µm CMOS technology for the sensing chain of a cardiac pacemaker, operating down to 1.8 V.","venue":"ISCAS","pages":"49-52","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GerosaN03","doi":"10.1109/ISCAS.2003.1206172","ee":"https://doi.org/10.1109/ISCAS.2003.1206172","url":"https://dblp.org/rec/conf/iscas/GerosaN03"}, "url":"URL#6189159" }, { "@score":"1", "@id":"6189160", "info":{"authors":{"author":[{"@pid":"16/2807","text":"Maysam Ghovanloo"},{"@pid":"22/3422","text":"Khalil Najafi"}]},"title":"A high-rate frequency shift keying demodulator chip for wireless biomedical implants.","venue":"ISCAS","pages":"45-48","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GhovanlooN03","doi":"10.1109/ISCAS.2003.1206170","ee":"https://doi.org/10.1109/ISCAS.2003.1206170","url":"https://dblp.org/rec/conf/iscas/GhovanlooN03"}, "url":"URL#6189160" }, { "@score":"1", "@id":"6189161", "info":{"authors":{"author":[{"@pid":"75/5467","text":"Marco Gilli"},{"@pid":"81/2238","text":"Paolo Checco"},{"@pid":"48/3986","text":"Fernando Corinto"}]},"title":"Periodic orbits and bifurcations in one-dimensional arrays of Chua's circuits.","venue":"ISCAS","pages":"781-784","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GilliCC03","doi":"10.1109/ISCAS.2003.1206429","ee":"https://doi.org/10.1109/ISCAS.2003.1206429","url":"https://dblp.org/rec/conf/iscas/GilliCC03"}, "url":"URL#6189161" }, { "@score":"1", "@id":"6189165", "info":{"authors":{"author":[{"@pid":"15/3127","text":"Gianluca Giustolisi"},{"@pid":"53/5913","text":"Alessandro Rizzo"}]},"title":"CMOS implementation of an extended CNN cell to deal with complex dynamics.","venue":"ISCAS","pages":"761-764","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GiustolisiR03","doi":"10.1109/ISCAS.2003.1206424","ee":"https://doi.org/10.1109/ISCAS.2003.1206424","url":"https://dblp.org/rec/conf/iscas/GiustolisiR03"}, "url":"URL#6189165" }, { "@score":"1", "@id":"6189174", "info":{"authors":{"author":[{"@pid":"68/758","text":"Daniel Große"},{"@pid":"d/RolfDrechsler","text":"Rolf Drechsler"}]},"title":"Formal verification of LTL formulas for SystemC designs.","venue":"ISCAS","pages":"245-248","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GrosseD03","doi":"10.1109/ISCAS.2003.1206243","ee":"https://doi.org/10.1109/ISCAS.2003.1206243","url":"https://dblp.org/rec/conf/iscas/GrosseD03"}, "url":"URL#6189174" }, { "@score":"1", "@id":"6189175", "info":{"authors":{"author":[{"@pid":"60/133","text":"Jiangmin Gu"},{"@pid":"95/137","text":"Chip-Hong Chang"}]},"title":"Ultra low voltage, low power 4-2 compressor for high speed multiplications.","venue":"ISCAS","pages":"321-324","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GuC03","doi":"10.1109/ISCAS.2003.1206267","ee":"https://doi.org/10.1109/ISCAS.2003.1206267","url":"https://dblp.org/rec/conf/iscas/GuC03"}, "url":"URL#6189175" }, { "@score":"1", "@id":"6189181", "info":{"authors":{"author":[{"@pid":"33/3059","text":"Jiun-In Guo"},{"@pid":"81/7009","text":"Chih-Da Chien"},{"@pid":"00/3122","text":"Chien-Chang Lin"}]},"title":"A parameterized low power design for the variable-length discrete Fourier transform using dynamic pipelining.","venue":"ISCAS","pages":"293-296","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/GuoCL03","doi":"10.1109/ISCAS.2003.1206259","ee":"https://doi.org/10.1109/ISCAS.2003.1206259","url":"https://dblp.org/rec/conf/iscas/GuoCL03"}, "url":"URL#6189181" }, { "@score":"1", "@id":"6189184", "info":{"authors":{"author":[{"@pid":"04/3070","text":"Sandro A. P. Haddad"},{"@pid":"26/4713","text":"Sebastian Gieltjes"},{"@pid":"34/6559","text":"Richard Houben"},{"@pid":"49/2044","text":"Wouter A. Serdijn"}]},"title":"An ultra low-power dynamic translinear cardiac sense amplifier for pacemakers.","venue":"ISCAS","pages":"37-40","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HaddadGHS03","doi":"10.1109/ISCAS.2003.1206168","ee":"https://doi.org/10.1109/ISCAS.2003.1206168","url":"https://dblp.org/rec/conf/iscas/HaddadGHS03"}, "url":"URL#6189184" }, { "@score":"1", "@id":"6189188", "info":{"authors":{"author":{"@pid":"30/1351","text":"Christoforos N. Hadjicostis"}},"title":"Aliasing probability calculations in nonlinear compactors.","venue":"ISCAS","pages":"529-532","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Hadjicostis03a","doi":"10.1109/ISCAS.2003.1206340","ee":"https://doi.org/10.1109/ISCAS.2003.1206340","url":"https://dblp.org/rec/conf/iscas/Hadjicostis03a"}, "url":"URL#6189188" }, { "@score":"1", "@id":"6189199", "info":{"authors":{"author":{"@pid":"25/5856","text":"Mohammed A. Hasan"}},"title":"Algorithms for computating principal and minor invariant subspaces of large matrices.","venue":"ISCAS","pages":"669-672","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Hasan03a","doi":"10.1109/ISCAS.2003.1206401","ee":"https://doi.org/10.1109/ISCAS.2003.1206401","url":"https://dblp.org/rec/conf/iscas/Hasan03a"}, "url":"URL#6189199" }, { "@score":"1", "@id":"6189201", "info":{"authors":{"author":[{"@pid":"02/8519","text":"Mohd. Hasan"},{"@pid":"32/362","text":"Tughrul Arslan"}]},"title":"A triple port RAM based low power commutator architecture for a pipelined FFT processor.","venue":"ISCAS","pages":"353-356","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HasanA03a","doi":"10.1109/ISCAS.2003.1206278","ee":"https://doi.org/10.1109/ISCAS.2003.1206278","url":"https://dblp.org/rec/conf/iscas/HasanA03a"}, "url":"URL#6189201" }, { "@score":"1", "@id":"6189206", "info":{"authors":{"author":[{"@pid":"55/6946","text":"Hamid Hassanpour"},{"@pid":"81/5422","text":"Mostefa Mesbah"},{"@pid":"42/2195","text":"Boualem Boashash"}]},"title":"Enhanced time-frequency features for neonatal EEG seizure detection.","venue":"ISCAS","pages":"29-32","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HassanpourMB03","doi":"10.1109/ISCAS.2003.1206165","ee":"https://doi.org/10.1109/ISCAS.2003.1206165","url":"https://dblp.org/rec/conf/iscas/HassanpourMB03"}, "url":"URL#6189206" }, { "@score":"1", "@id":"6189215", "info":{"authors":{"author":[{"@pid":"85/5019","text":"Yigang He"},{"@pid":"96/6914","text":"Yanghong Tan"},{"@pid":"96/3449","text":"Yichuang Sun"}]},"title":"Class-based neural network method for fault location of large-scale analogue circuits.","venue":"ISCAS","pages":"733-736","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HeTS03","doi":"10.1109/ISCAS.2003.1206417","ee":"https://doi.org/10.1109/ISCAS.2003.1206417","url":"https://dblp.org/rec/conf/iscas/HeTS03"}, "url":"URL#6189215" }, { "@score":"1", "@id":"6189219", "info":{"authors":{"author":[{"@pid":"17/1684","text":"Renato Fernandes Hentschke"},{"@pid":"r/RAdaLuzReis","text":"Ricardo Reis 0001"}]},"title":"Plic-Plac: a novel constructive algorithm for placement.","venue":"ISCAS","pages":"461-464","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HentschkeR03","doi":"10.1109/ISCAS.2003.1206317","ee":"https://doi.org/10.1109/ISCAS.2003.1206317","url":"https://dblp.org/rec/conf/iscas/HentschkeR03"}, "url":"URL#6189219" }, { "@score":"1", "@id":"6189222", "info":{"authors":{"author":{"@pid":"49/3713","text":"Hiroomi Hikawa"}},"title":"Pulse mode neuron with leakage integrator and additive random noise.","venue":"ISCAS","pages":"821-824","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Hikawa03","doi":"10.1109/ISCAS.2003.1206439","ee":"https://doi.org/10.1109/ISCAS.2003.1206439","url":"https://dblp.org/rec/conf/iscas/Hikawa03"}, "url":"URL#6189222" }, { "@score":"1", "@id":"6189225", "info":{"authors":{"author":[{"@pid":"62/989","text":"Akira Hirose"},{"@pid":"04/2673","text":"Kazuhiko Nakazawa"}]},"title":"Analog continuous-time recurrent decision circuit with high signal-voltage symmetry and delay-time equality.","venue":"ISCAS","pages":"657-660","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HiroseN03","doi":"10.1109/ISCAS.2003.1206398","ee":"https://doi.org/10.1109/ISCAS.2003.1206398","url":"https://dblp.org/rec/conf/iscas/HiroseN03"}, "url":"URL#6189225" }, { "@score":"1", "@id":"6189234", "info":{"authors":{"author":[{"@pid":"28/647","text":"Felix Homburg"},{"@pid":"39/4662","text":"Rogelio Palomera-Garcia"}]},"title":"A high speed scalable and reconfigurable fuzzy controller.","venue":"ISCAS","pages":"797-800","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HomburgP03","doi":"10.1109/ISCAS.2003.1206433","ee":"https://doi.org/10.1109/ISCAS.2003.1206433","url":"https://dblp.org/rec/conf/iscas/HomburgP03"}, "url":"URL#6189234" }, { "@score":"1", "@id":"6189235", "info":{"authors":{"author":[{"@pid":"72/699","text":"Naofumi Homma"},{"@pid":"66/2859","text":"Takafumi Aoki"},{"@pid":"72/2055","text":"Makoto Motegi"},{"@pid":"46/3686-1","text":"Tatsuo Higuchi 0001"}]},"title":"A framework of evolutionary graph generation system and its application to circuit synthesis.","venue":"ISCAS","pages":"201-204","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HommaAMH03","doi":"10.1109/ISCAS.2003.1206231","ee":"https://doi.org/10.1109/ISCAS.2003.1206231","url":"https://dblp.org/rec/conf/iscas/HommaAMH03"}, "url":"URL#6189235" }, { "@score":"1", "@id":"6189236", "info":{"authors":{"author":[{"@pid":"88/427","text":"D. S. Hong"},{"@pid":"69/4986","text":"Mourad N. El-Gamal"}]},"title":"Low operating voltage and short settling time CMOS charge pump for MEMS applications.","venue":"ISCAS","pages":"281-284","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HongE03","doi":"10.1109/ISCAS.2003.1206254","ee":"https://doi.org/10.1109/ISCAS.2003.1206254","url":"https://dblp.org/rec/conf/iscas/HongE03"}, "url":"URL#6189236" }, { "@score":"1", "@id":"6189241", "info":{"authors":{"author":[{"@pid":"94/6228","text":"Ming-Fu Hsiao"},{"@pid":"05/1100","text":"Malgorzata Marek-Sadowska"},{"@pid":"74/4774","text":"Sao-Jie Chen"}]},"title":"A crosstalk aware two-pin net router.","venue":"ISCAS","pages":"485-488","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HsiaoMC03","doi":"10.1109/ISCAS.2003.1206325","ee":"https://doi.org/10.1109/ISCAS.2003.1206325","url":"https://dblp.org/rec/conf/iscas/HsiaoMC03"}, "url":"URL#6189241" }, { "@score":"1", "@id":"6189242", "info":{"authors":{"author":[{"@pid":"94/6228","text":"Ming-Fu Hsiao"},{"@pid":"05/1100","text":"Malgorzata Marek-Sadowska"},{"@pid":"74/4774","text":"Sao-Jie Chen"}]},"title":"Minimizing coupling jitter by buffer resizing for coupled clock networks.","venue":"ISCAS","pages":"509-512","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HsiaoMC03a","doi":"10.1109/ISCAS.2003.1206333","ee":"https://doi.org/10.1109/ISCAS.2003.1206333","url":"https://dblp.org/rec/conf/iscas/HsiaoMC03a"}, "url":"URL#6189242" }, { "@score":"1", "@id":"6189263", "info":{"authors":{"author":[{"@pid":"38/6557","text":"I. M. Hyjazie"},{"@pid":"26/108-4","text":"Chunyan Wang 0004"}]},"title":"An approach for improving the speed of content addressable memories.","venue":"ISCAS","pages":"177-180","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/HyjazieW03","doi":"10.1109/ISCAS.2003.1206223","ee":"https://doi.org/10.1109/ISCAS.2003.1206223","url":"https://dblp.org/rec/conf/iscas/HyjazieW03"}, "url":"URL#6189263" }, { "@score":"1", "@id":"6189264", "info":{"authors":{"author":[{"@pid":"31/1223","text":"Marcus van Ierssel"},{"@pid":"69/478","text":"Tooraj Esmailian"},{"@pid":"58/6360","text":"Ali Sheikholeslami"},{"@pid":"00/6372","text":"P. S. Pasupathy"}]},"title":"Signaling capacity of FR4 PCB traces for chip-to-chip communication.","venue":"ISCAS","pages":"85-88","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/IersselESP03","doi":"10.1109/ISCAS.2003.1206192","ee":"https://doi.org/10.1109/ISCAS.2003.1206192","url":"https://dblp.org/rec/conf/iscas/IersselESP03"}, "url":"URL#6189264" }, { "@score":"1", "@id":"6189265", "info":{"authors":{"author":[{"@pid":"02/5667","text":"Yonghee Im"},{"@pid":"r/KaushikRoy","text":"Kaushik Roy 0001"}]},"title":"A logic-aware layout methodology to enhance the noise immunity of domino circuits.","venue":"ISCAS","pages":"637-640","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ImR03","doi":"10.1109/ISCAS.2003.1206393","ee":"https://doi.org/10.1109/ISCAS.2003.1206393","url":"https://dblp.org/rec/conf/iscas/ImR03"}, "url":"URL#6189265" }, { "@score":"1", "@id":"6189276", "info":{"authors":{"author":{"@pid":"36/1323","text":"Sei Hyung Jang"}},"title":"A new synchronous mirror delay with an auto-skew-generation circuit.","venue":"ISCAS","pages":"397-400","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Jang03","doi":"10.1109/ISCAS.2003.1206294","ee":"https://doi.org/10.1109/ISCAS.2003.1206294","url":"https://dblp.org/rec/conf/iscas/Jang03"}, "url":"URL#6189276" }, { "@score":"1", "@id":"6189284", "info":{"authors":{"author":[{"@pid":"21/1136","text":"Wu Jigang"},{"@pid":"23/1694","text":"Thambipillai Srikanthan"}]},"title":"Partial rerouting algorithm for reconfigurable VLSI arrays.","venue":"ISCAS","pages":"641-644","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/JigangS03","doi":"10.1109/ISCAS.2003.1206394","ee":"https://doi.org/10.1109/ISCAS.2003.1206394","url":"https://dblp.org/rec/conf/iscas/JigangS03"}, "url":"URL#6189284" }, { "@score":"1", "@id":"6189289", "info":{"authors":{"author":[{"@pid":"65/2982","text":"Kenya Jin'no"},{"@pid":"13/6584","text":"Hiroshi Taguchi"},{"@pid":"16/6532","text":"Takao Yamamoto"},{"@pid":"98/3607","text":"Haruo Hirose"}]},"title":"Dynamical hysteresis neural networks for graph coloring problem.","venue":"ISCAS","pages":"737-740","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/JinnoTYH03","doi":"10.1109/ISCAS.2003.1206418","ee":"https://doi.org/10.1109/ISCAS.2003.1206418","url":"https://dblp.org/rec/conf/iscas/JinnoTYH03"}, "url":"URL#6189289" }, { "@score":"1", "@id":"6189296", "info":{"authors":{"author":[{"@pid":"53/2396","text":"Pedro Julián"},{"@pid":"a/AndreasGAndreou","text":"Andreas G. Andreou"},{"@pid":"65/1176","text":"Pablo Sergio Mandolesi"},{"@pid":"22/6768","text":"David H. Goldberg"}]},"title":"A low-power CMOS integrated circuit for bearing estimation.","venue":"ISCAS","pages":"305-308","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/JulianAMG03","doi":"10.1109/ISCAS.2003.1206263","ee":"https://doi.org/10.1109/ISCAS.2003.1206263","url":"https://dblp.org/rec/conf/iscas/JulianAMG03"}, "url":"URL#6189296" }, { "@score":"1", "@id":"6189299", "info":{"authors":{"author":[{"@pid":"79/4342","text":"Eun-Gu Jung"},{"@pid":"12/13","text":"Byung-Soo Choi"},{"@pid":"79/6767","text":"Dong-Ik Lee"}]},"title":"High performance asynchronous bus for SoC.","venue":"ISCAS","pages":"505-508","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/JungCL03","doi":"10.1109/ISCAS.2003.1206332","ee":"https://doi.org/10.1109/ISCAS.2003.1206332","url":"https://dblp.org/rec/conf/iscas/JungCL03"}, "url":"URL#6189299" }, { "@score":"1", "@id":"6189306", "info":{"authors":{"author":[{"@pid":"68/6703","text":"Mineo Kaneko"},{"@pid":"31/6381","text":"Kazuaki Oshio"}]},"title":"Fault tolerant datapath based on algorithm redundancy and vote-writeback mechanism.","venue":"ISCAS","pages":"645-648","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KanekoO03","doi":"10.1109/ISCAS.2003.1206395","ee":"https://doi.org/10.1109/ISCAS.2003.1206395","url":"https://dblp.org/rec/conf/iscas/KanekoO03"}, "url":"URL#6189306" }, { "@score":"1", "@id":"6189315", "info":{"authors":{"author":[{"@pid":"55/2887","text":"Harish K. Kashyap"},{"@pid":"63/3035","text":"Bansilal"},{"@pid":"48/6893","text":"P. Arun Koushik"}]},"title":"Hybrid neural network architecture for age identification of ancient Kannada scripts.","venue":"ISCAS","pages":"661-664","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KashyapBK03","doi":"10.1109/ISCAS.2003.1206399","ee":"https://doi.org/10.1109/ISCAS.2003.1206399","url":"https://dblp.org/rec/conf/iscas/KashyapBK03"}, "url":"URL#6189315" }, { "@score":"1", "@id":"6189324", "info":{"authors":{"author":[{"@pid":"64/6309","text":"Ming-Dou Ker"},{"@pid":"15/4933","text":"Chia-Sheng Tsai"}]},"title":"Design of 2.5 V/5 V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic N-well bias circuit.","venue":"ISCAS","pages":"97-100","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KerT03","doi":"10.1109/ISCAS.2003.1206197","ee":"https://doi.org/10.1109/ISCAS.2003.1206197","url":"https://dblp.org/rec/conf/iscas/KerT03"}, "url":"URL#6189324" }, { "@score":"1", "@id":"6189336", "info":{"authors":{"author":[{"@pid":"21/4803","text":"Hojun Kim"},{"@pid":"71/4315","text":"Jin-Gyun Chung"}]},"title":"Minimizing switching activity in input word by offset and its low power applications for FIR filters.","venue":"ISCAS","pages":"297-300","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KimC03","doi":"10.1109/ISCAS.2003.1206260","ee":"https://doi.org/10.1109/ISCAS.2003.1206260","url":"https://dblp.org/rec/conf/iscas/KimC03"}, "url":"URL#6189336" }, { "@score":"1", "@id":"6189338", "info":{"authors":{"author":[{"@pid":"93/4751","text":"Hyongsuk Kim"},{"@pid":"17/1314-2","text":"Seungwan Hong 0002"},{"@pid":"56/1750","text":"Hongrak Son"},{"@pid":"92/2532","text":"Tamás Roska"},{"@pid":"05/6005","text":"Frank S. Werblin"}]},"title":"High speed road boundary detection on the images for autonomous vehicle with the multi-layer CNN.","venue":"ISCAS","pages":"769-772","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KimHSRW03","doi":"10.1109/ISCAS.2003.1206426","ee":"https://doi.org/10.1109/ISCAS.2003.1206426","url":"https://dblp.org/rec/conf/iscas/KimHSRW03"}, "url":"URL#6189338" }, { "@score":"1", "@id":"6189341", "info":{"authors":{"author":[{"@pid":"74/1591","text":"Byoung-Woon Kim"},{"@pid":"30/2681","text":"Chong-Min Kyung"}]},"title":"System-on-Chip design using intellectual properties with imprecise design costs.","venue":"ISCAS","pages":"625-628","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KimK03b","doi":"10.1109/ISCAS.2003.1206390","ee":"https://doi.org/10.1109/ISCAS.2003.1206390","url":"https://dblp.org/rec/conf/iscas/KimK03b"}, "url":"URL#6189341" }, { "@score":"1", "@id":"6189342", "info":{"authors":{"author":[{"@pid":"14/4393","text":"Wonjong Kim"},{"@pid":"27/1079","text":"Seungchul Kim"},{"@pid":"67/2061","text":"Hanjin Cho"},{"@pid":"71/2156","text":"Kwang-youb Lee"}]},"title":"A fast-serial finite field multiplier without increasing the number of registers.","venue":"ISCAS","pages":"157-160","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KimKCL03","doi":"10.1109/ISCAS.2003.1206216","ee":"https://doi.org/10.1109/ISCAS.2003.1206216","url":"https://dblp.org/rec/conf/iscas/KimKCL03"}, "url":"URL#6189342" }, { "@score":"1", "@id":"6189349", "info":{"authors":{"author":[{"@pid":"50/1958","text":"Nam-Seog Kim"},{"@pid":"91/4312","text":"Yong-Jin Yoon"},{"@pid":"86/4466","text":"Uk-Rae Cho"},{"@pid":"96/5400","text":"Hyun-Geun Byun"}]},"title":"New dynamic logic-level converters for high performance application.","venue":"ISCAS","pages":"93-96","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KimYCB03","doi":"10.1109/ISCAS.2003.1206195","ee":"https://doi.org/10.1109/ISCAS.2003.1206195","url":"https://dblp.org/rec/conf/iscas/KimYCB03"}, "url":"URL#6189349" }, { "@score":"1", "@id":"6189351", "info":{"authors":{"author":[{"@pid":"37/2889","text":"Su Kio"},{"@pid":"17/6691","text":"Kian Haur Chong"},{"@pid":"67/1097","text":"Carl Sechen"}]},"title":"A low power delayed-clocks generation and distribution system.","venue":"ISCAS","pages":"445-448","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KioCS03","doi":"10.1109/ISCAS.2003.1206311","ee":"https://doi.org/10.1109/ISCAS.2003.1206311","url":"https://dblp.org/rec/conf/iscas/KioCS03"}, "url":"URL#6189351" }, { "@score":"1", "@id":"6189368", "info":{"authors":{"author":[{"@pid":"19/3565","text":"Ioannis Kouretas"},{"@pid":"76/5675","text":"Vassilis Paliouras"}]},"title":"High-radix redundant circuits for RNS modulo rn-1, rn, or rn+1.","venue":"ISCAS","pages":"229-232","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KouretasP03","doi":"10.1109/ISCAS.2003.1206238","ee":"https://doi.org/10.1109/ISCAS.2003.1206238","url":"https://dblp.org/rec/conf/iscas/KouretasP03"}, "url":"URL#6189368" }, { "@score":"1", "@id":"6189381", "info":{"authors":{"author":[{"@pid":"08/3181","text":"Soonhak Kwon"},{"@pid":"72/6629","text":"Chang Hoon Kim"},{"@pid":"65/1434","text":"Chun Pyo Hong"}]},"title":"A systolic multiplier with LSB first algorithm over GF(2m) which is as efficient as the one with MSB first algorithm.","venue":"ISCAS","pages":"633-636","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/KwonKH03","doi":"10.1109/ISCAS.2003.1206392","ee":"https://doi.org/10.1109/ISCAS.2003.1206392","url":"https://dblp.org/rec/conf/iscas/KwonKH03"}, "url":"URL#6189381" }, { "@score":"1", "@id":"6189384", "info":{"authors":{"author":[{"@pid":"33/2935","text":"Vesa Lahtinen"},{"@pid":"80/5683","text":"Erno Salminen"},{"@pid":"11/2706","text":"Kimmo Kuusilinna"},{"@pid":"h/TimoHamalainen","text":"Timo D. Hämäläinen"}]},"title":"Comparison of synthesized bus and crossbar interconnection architectures.","venue":"ISCAS","pages":"433-436","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LahtinenSKH03","doi":"10.1109/ISCAS.2003.1206307","ee":"https://doi.org/10.1109/ISCAS.2003.1206307","url":"https://dblp.org/rec/conf/iscas/LahtinenSKH03"}, "url":"URL#6189384" }, { "@score":"1", "@id":"6189388", "info":{"authors":{"author":[{"@pid":"74/1907","text":"Siew Kei Lam"},{"@pid":"24/839","text":"Devendra K. Chaudhaiy"},{"@pid":"23/1694","text":"Thambipillai Srikanthan"}]},"title":"Low cost logarithmic techniques for high-precision computations.","venue":"ISCAS","pages":"125-128","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LamCS03","doi":"10.1109/ISCAS.2003.1206206","ee":"https://doi.org/10.1109/ISCAS.2003.1206206","url":"https://dblp.org/rec/conf/iscas/LamCS03"}, "url":"URL#6189388" }, { "@score":"1", "@id":"6189390", "info":{"authors":{"author":[{"@pid":"36/3178","text":"Hing-mo Lam"},{"@pid":"26/1737","text":"Chi-Ying Tsui"}]},"title":"High performance and low power completion detection circuit.","venue":"ISCAS","pages":"405-408","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LamT03","doi":"10.1109/ISCAS.2003.1206297","ee":"https://doi.org/10.1109/ISCAS.2003.1206297","url":"https://dblp.org/rec/conf/iscas/LamT03"}, "url":"URL#6189390" }, { "@score":"1", "@id":"6189405", "info":{"authors":{"author":[{"@pid":"92/6033","text":"Shuenn-Yuh Lee"},{"@pid":"31/3903","text":"Shyh-Chyang Lee"},{"@pid":"34/2840","text":"Jia-Jin Jason Chen"}]},"title":"VLSI implementation of wireless bi-directional communication circuits for micro-stimulator.","venue":"ISCAS","pages":"57-60","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LeeLC03a","doi":"10.1109/ISCAS.2003.1206182","ee":"https://doi.org/10.1109/ISCAS.2003.1206182","url":"https://dblp.org/rec/conf/iscas/LeeLC03a"}, "url":"URL#6189405" }, { "@score":"1", "@id":"6189419", "info":{"authors":{"author":[{"@pid":"26/2399","text":"Pak-Keung Leung"},{"@pid":"c/OliverChiusingChoy","text":"Chiu-sing Choy"},{"@pid":"70/5161","text":"Cheong-Fat Chan"},{"@pid":"05/1897","text":"Kong-Pang Pun"}]},"title":"A low power asynchronous GF(2173) ALU for elliptic curve crypto-processor.","venue":"ISCAS","pages":"337-340","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LeungCCP03","doi":"10.1109/ISCAS.2003.1206273","ee":"https://doi.org/10.1109/ISCAS.2003.1206273","url":"https://dblp.org/rec/conf/iscas/LeungCCP03"}, "url":"URL#6189419" }, { "@score":"1", "@id":"6189421", "info":{"authors":{"author":[{"@pid":"97/5330","text":"Lap-Fai Leung"},{"@pid":"26/1737","text":"Chi-Ying Tsui"},{"@pid":"40/48","text":"Wing-Hung Ki"}]},"title":"Simultaneous task allocation, scheduling and voltage assignment for multiple-processors-core systems using mixed integer nonlinear programming.","venue":"ISCAS","pages":"309-312","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LeungTK03","doi":"10.1109/ISCAS.2003.1206264","ee":"https://doi.org/10.1109/ISCAS.2003.1206264","url":"https://dblp.org/rec/conf/iscas/LeungTK03"}, "url":"URL#6189421" }, { "@score":"1", "@id":"6189436", "info":{"authors":{"author":{"@pid":"44/1168","text":"Jader A. De Lima"}},"title":"An active leakage-injection scheme applied to low-voltage SRAMs.","venue":"ISCAS","pages":"369-372","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Lima03","doi":"10.1109/ISCAS.2003.1206284","ee":"https://doi.org/10.1109/ISCAS.2003.1206284","url":"https://dblp.org/rec/conf/iscas/Lima03"}, "url":"URL#6189436" }, { "@score":"1", "@id":"6189439", "info":{"authors":{"author":[{"@pid":"31/4165","text":"Chi-Sheng Lin"},{"@pid":"17/4127","text":"Kuan-Hua Chen"},{"@pid":"57/6119","text":"Bin-Da Liu"}]},"title":"Low-power and low-voltage fully parallel content-addressable memory.","venue":"ISCAS","pages":"373-376","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LinCL03","doi":"10.1109/ISCAS.2003.1206285","ee":"https://doi.org/10.1109/ISCAS.2003.1206285","url":"https://dblp.org/rec/conf/iscas/LinCL03"}, "url":"URL#6189439" }, { "@score":"1", "@id":"6189444", "info":{"authors":{"author":[{"@pid":"64/6797","text":"Tay-Jyi Lin"},{"@pid":"77/6184","text":"Tsung-Hsun Yang"},{"@pid":"76/532","text":"Chein-Wei Jen"}]},"title":"Area-effective FIR filter design for multiplier-less implementation.","venue":"ISCAS","pages":"173-176","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LinYJ03","doi":"10.1109/ISCAS.2003.1206222","ee":"https://doi.org/10.1109/ISCAS.2003.1206222","url":"https://dblp.org/rec/conf/iscas/LinYJ03"}, "url":"URL#6189444" }, { "@score":"1", "@id":"6189450", "info":{"authors":{"author":{"@pid":"10/3688","text":"Shih-Chii Liu"}},"title":"A wide-field direction-selective aVLSI spiking neuron.","venue":"ISCAS","pages":"829-832","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Liu03a","doi":"10.1109/ISCAS.2003.1206441","ee":"https://doi.org/10.1109/ISCAS.2003.1206441","url":"https://dblp.org/rec/conf/iscas/Liu03a"}, "url":"URL#6189450" }, { "@score":"1", "@id":"6189460", "info":{"authors":{"author":[{"@pid":"76/2715","text":"Andrea Lodi 0002"},{"@pid":"83/5429","text":"Carlo Chiesa"},{"@pid":"58/368","text":"Fabio Campi"},{"@pid":"56/6875","text":"Mario Toma"}]},"title":"A flexible LUT-based carry chain for FPGAs.","venue":"ISCAS","pages":"133-136","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LodiCCT03","doi":"10.1109/ISCAS.2003.1206209","ee":"https://doi.org/10.1109/ISCAS.2003.1206209","url":"https://dblp.org/rec/conf/iscas/LodiCCT03"}, "url":"URL#6189460" }, { "@score":"1", "@id":"6189472", "info":{"authors":{"author":[{"@pid":"11/116","text":"Timothy Kuan-Ta Lu"},{"@pid":"67/4367","text":"Michael W. Baker"},{"@pid":"10/2994","text":"Christopher D. Salthouse"},{"@pid":"95/6175","text":"Ji-Jon Sit"},{"@pid":"44/5226","text":"Serhii M. Zhak"},{"@pid":"46/2465","text":"Rahul Sarpeshkar"}]},"title":"A micropower analog VLSI processing channel for bionic ears and speech-recognition front ends.","venue":"ISCAS","pages":"41-44","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LuBSSZS03","doi":"10.1109/ISCAS.2003.1206169","ee":"https://doi.org/10.1109/ISCAS.2003.1206169","url":"https://dblp.org/rec/conf/iscas/LuBSSZS03"}, "url":"URL#6189472" }, { "@score":"1", "@id":"6189474", "info":{"authors":{"author":[{"@pid":"62/3614","text":"Shyue-Kung Lu"},{"@pid":"81/1326","text":"Jian-Long Chen"},{"@pid":"74/1000","text":"Cheng-Wen Wu"},{"@pid":"58/4718","text":"Ken-Feng Chang"},{"@pid":"99/2239","text":"Shi-Yu Huang"}]},"title":"Combinational circuit fault diagnosis using logic emulation.","venue":"ISCAS","pages":"549-552","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LuCWCH03","doi":"10.1109/ISCAS.2003.1206347","ee":"https://doi.org/10.1109/ISCAS.2003.1206347","url":"https://dblp.org/rec/conf/iscas/LuCWCH03"}, "url":"URL#6189474" }, { "@score":"1", "@id":"6189479", "info":{"authors":{"author":[{"@pid":"81/5260","text":"Antonio Luchetta"},{"@pid":"77/7037","text":"Carmine Serio"},{"@pid":"20/4209","text":"M. Viggiano"}]},"title":"A neural network to retrieve atmospheric parameters from infrared high resolution sensor spectra.","venue":"ISCAS","pages":"745-748","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LuchettaSV03","doi":"10.1109/ISCAS.2003.1206420","ee":"https://doi.org/10.1109/ISCAS.2003.1206420","url":"https://dblp.org/rec/conf/iscas/LuchettaSV03"}, "url":"URL#6189479" }, { "@score":"1", "@id":"6189480", "info":{"authors":{"author":[{"@pid":"21/1088","text":"Harri Lampinen"},{"@pid":"06/25","text":"Pauli Perälä"},{"@pid":"81/1520","text":"Olli Vainio"}]},"title":"Design of a self-timed asynchronous parallel FIR filter using CSCD.","venue":"ISCAS","pages":"165-168","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/LumpinenPV03","doi":"10.1109/ISCAS.2003.1206219","ee":"https://doi.org/10.1109/ISCAS.2003.1206219","url":"https://dblp.org/rec/conf/iscas/LumpinenPV03"}, "url":"URL#6189480" }, { "@score":"1", "@id":"6189484", "info":{"authors":{"author":[{"@pid":"41/3765","text":"Yuchun Ma"},{"@pid":"49/3541","text":"Xianlong Hong"},{"@pid":"03/4680","text":"Sheqin Dong"},{"@pid":"09/2775","text":"Yici Cai"},{"@pid":"04/4291-1","text":"Song Chen 0001"},{"@pid":"c/ChungKuanCheng","text":"Chung-Kuan Cheng"},{"@pid":"61/3516","text":"Jun Gu"}]},"title":"Arbitrary convex and concave rectilinear block packing based on corner block list.","venue":"ISCAS","pages":"493-496","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MaHDCCCG03","doi":"10.1109/ISCAS.2003.1206328","ee":"https://doi.org/10.1109/ISCAS.2003.1206328","url":"https://dblp.org/rec/conf/iscas/MaHDCCCG03"}, "url":"URL#6189484" }, { "@score":"1", "@id":"6189486", "info":{"authors":{"author":[{"@pid":"56/5536","text":"Issam Maalej"},{"@pid":"96/7029","text":"Guy Gogniat"},{"@pid":"71/1639","text":"Mohamed Abid"},{"@pid":"67/1244","text":"Jean Luc Philippe"}]},"title":"Interface design approach for system on chip based on configuration.","venue":"ISCAS","pages":"593-596","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MaalejGAP03","doi":"10.1109/ISCAS.2003.1206382","ee":"https://doi.org/10.1109/ISCAS.2003.1206382","url":"https://dblp.org/rec/conf/iscas/MaalejGAP03"}, "url":"URL#6189486" }, { "@score":"1", "@id":"6189487", "info":{"authors":{"author":[{"@pid":"96/886","text":"Alberto Macii"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"20/691","text":"Massimo Poncino"}]},"title":"Increasing the locality of memory access patterns by low-overhead hardware address relocation.","venue":"ISCAS","pages":"385-388","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MaciiMP03","doi":"10.1109/ISCAS.2003.1206288","ee":"https://doi.org/10.1109/ISCAS.2003.1206288","url":"https://dblp.org/rec/conf/iscas/MaciiMP03"}, "url":"URL#6189487" }, { "@score":"1", "@id":"6189494", "info":{"authors":{"author":[{"@pid":"41/4202","text":"Noha H. Mahmoud"},{"@pid":"i/YeheaIIsmail","text":"Yehea I. Ismail"}]},"title":"Accurate rise time and overshoots estimation in RLC interconnects.","venue":"ISCAS","pages":"477-480","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MahmoudI03","doi":"10.1109/ISCAS.2003.1206322","ee":"https://doi.org/10.1109/ISCAS.2003.1206322","url":"https://dblp.org/rec/conf/iscas/MahmoudI03"}, "url":"URL#6189494" }, { "@score":"1", "@id":"6189495", "info":{"authors":{"author":{"@pid":"78/4433","text":"Klaus D. Maier 0001"}},"title":"On-chip debug support for embedded Systems-on-Chip.","venue":"ISCAS","pages":"565-568","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Maier03","doi":"10.1109/ISCAS.2003.1206375","ee":"https://doi.org/10.1109/ISCAS.2003.1206375","url":"https://dblp.org/rec/conf/iscas/Maier03"}, "url":"URL#6189495" }, { "@score":"1", "@id":"6189498", "info":{"authors":{"author":[{"@pid":"59/3642","text":"Mohammad M. Mansour"},{"@pid":"86/1411","text":"Amit Mehrotra"}]},"title":"Efficient core designs based on parameterized macrocells with accurate delay models.","venue":"ISCAS","pages":"517-520","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MansourM03","doi":"10.1109/ISCAS.2003.1206336","ee":"https://doi.org/10.1109/ISCAS.2003.1206336","url":"https://dblp.org/rec/conf/iscas/MansourM03"}, "url":"URL#6189498" }, { "@score":"1", "@id":"6189503", "info":{"authors":{"author":[{"@pid":"79/5887","text":"Ewan Mardhana"},{"@pid":"76/6648","text":"Tohru Ikeguchi"}]},"title":"Neurosearch: a program library for neural network driven search meta-heuristics.","venue":"ISCAS","pages":"697-700","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MardhanaI03","doi":"10.1109/ISCAS.2003.1206408","ee":"https://doi.org/10.1109/ISCAS.2003.1206408","url":"https://dblp.org/rec/conf/iscas/MardhanaI03"}, "url":"URL#6189503" }, { "@score":"1", "@id":"6189505", "info":{"authors":{"author":[{"@pid":"65/6247","text":"Sarat C. Maruvada"},{"@pid":"99/1958","text":"Karthik Krishnamoorthy"},{"@pid":"24/4723","text":"Subodh Annojvala"},{"@pid":"61/3390","text":"Florin Balasa"}]},"title":"Placement with symmetry constraints for analog layout using red-black trees.","venue":"ISCAS","pages":"489-492","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MaruvadaKASB03","doi":"10.1109/ISCAS.2003.1206326","ee":"https://doi.org/10.1109/ISCAS.2003.1206326","url":"https://dblp.org/rec/conf/iscas/MaruvadaKASB03"}, "url":"URL#6189505" }, { "@score":"1", "@id":"6189509", "info":{"authors":{"author":{"@pid":"16/2058","text":"Radu P. Matei"}},"title":"Cellular neural networks with second-order cells and their pattern forming properties.","venue":"ISCAS","pages":"773-776","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Matei03","doi":"10.1109/ISCAS.2003.1206427","ee":"https://doi.org/10.1109/ISCAS.2003.1206427","url":"https://dblp.org/rec/conf/iscas/Matei03"}, "url":"URL#6189509" }, { "@score":"1", "@id":"6189518", "info":{"authors":{"author":[{"@pid":"49/5080","text":"Phayung Meesad"},{"@pid":"06/3141","text":"Gary G. Yen"}]},"title":"Fuzzy temporal representation and reasoning.","venue":"ISCAS","pages":"789-792","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MeesadY03","doi":"10.1109/ISCAS.2003.1206431","ee":"https://doi.org/10.1109/ISCAS.2003.1206431","url":"https://dblp.org/rec/conf/iscas/MeesadY03"}, "url":"URL#6189518" }, { "@score":"1", "@id":"6189528", "info":{"authors":{"author":[{"@pid":"94/6835","text":"Andrey V. Mezhiba"},{"@pid":"65/1497","text":"Eby G. Friedman"}]},"title":"Electrical characteristics of multi-layer power distribution grids.","venue":"ISCAS","pages":"473-476","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MezhibaF03","doi":"10.1109/ISCAS.2003.1206321","ee":"https://doi.org/10.1109/ISCAS.2003.1206321","url":"https://dblp.org/rec/conf/iscas/MezhibaF03"}, "url":"URL#6189528" }, { "@score":"1", "@id":"6189542", "info":{"authors":{"author":[{"@pid":"99/4567","text":"Saraju P. Mohanty"},{"@pid":"r/NRanganathan","text":"N. Ranganathan"},{"@pid":"77/4938","text":"Sunil K. Chappidi"}]},"title":"An ILP-based scheduling scheme for energy efficient high performance datapath synthesis.","venue":"ISCAS","pages":"313-316","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MohantyRC03","doi":"10.1109/ISCAS.2003.1206265","ee":"https://doi.org/10.1109/ISCAS.2003.1206265","url":"https://dblp.org/rec/conf/iscas/MohantyRC03"}, "url":"URL#6189542" }, { "@score":"1", "@id":"6189545", "info":{"authors":{"author":[{"@pid":"25/6004","text":"Sang-Chul Moon"},{"@pid":"47/4676","text":"In-Cheol Park"}]},"title":"Area-efficient memory-based architecture for FFT processing.","venue":"ISCAS","pages":"101-104","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MoonP03","doi":"10.1109/ISCAS.2003.1206198","ee":"https://doi.org/10.1109/ISCAS.2003.1206198","url":"https://dblp.org/rec/conf/iscas/MoonP03"}, "url":"URL#6189545" }, { "@score":"1", "@id":"6189547", "info":{"authors":{"author":[{"@pid":"81/2347","text":"Richard C. S. Morling"},{"@pid":"60/4628","text":"Izzet Kale"},{"@pid":"28/2341","text":"S. J. Morris"},{"@pid":"09/6307","text":"F. Custode"}]},"title":"DSP engine for ultra-low-power audio applications.","venue":"ISCAS","pages":"357-360","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MorlingKMC03","doi":"10.1109/ISCAS.2003.1206279","ee":"https://doi.org/10.1109/ISCAS.2003.1206279","url":"https://dblp.org/rec/conf/iscas/MorlingKMC03"}, "url":"URL#6189547" }, { "@score":"1", "@id":"6189548", "info":{"authors":{"author":[{"@pid":"26/2301","text":"G. Mulliken"},{"@pid":"71/5619","text":"Mihir Naware"},{"@pid":"21/6050","text":"A. Bandyopadhyay"},{"@pid":"45/1844","text":"Gert Cauwenberghs"},{"@pid":"34/5186","text":"Nitish V. Thakor"}]},"title":"Distributed neurochemical sensing: in vitro experiments.","venue":"ISCAS","pages":"13-16","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MullikenNBCT03","doi":"10.1109/ISCAS.2003.1206160","ee":"https://doi.org/10.1109/ISCAS.2003.1206160","url":"https://dblp.org/rec/conf/iscas/MullikenNBCT03"}, "url":"URL#6189548" }, { "@score":"1", "@id":"6189551", "info":{"authors":{"author":[{"@pid":"55/3428","text":"Faisal A. Musa"},{"@pid":"58/726","text":"Anthony Chan Carusone"}]},"title":"Clock recovery in high-speed multilevel serial links.","venue":"ISCAS","pages":"449-452","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/MusaC03","doi":"10.1109/ISCAS.2003.1206313","ee":"https://doi.org/10.1109/ISCAS.2003.1206313","url":"https://dblp.org/rec/conf/iscas/MusaC03"}, "url":"URL#6189551" }, { "@score":"1", "@id":"6189558", "info":{"authors":{"author":[{"@pid":"34/1571","text":"Alberto Nannarelli"},{"@pid":"58/745","text":"Gian Carlo Cardarilli"},{"@pid":"59/6800","text":"Marco Re"}]},"title":"Power-delay tradeoffs in residue number system.","venue":"ISCAS","pages":"413-416","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/NannarelliCR03","doi":"10.1109/ISCAS.2003.1206300","ee":"https://doi.org/10.1109/ISCAS.2003.1206300","url":"https://dblp.org/rec/conf/iscas/NannarelliCR03"}, "url":"URL#6189558" }, { "@score":"1", "@id":"6189560", "info":{"authors":{"author":[{"@pid":"52/2108","text":"Edwin Naroska"},{"@pid":"66/926","text":"Shanq-Jang Ruan"},{"@pid":"69/3913","text":"Feipei Lai"},{"@pid":"10/489","text":"Uwe Schwiegelshohn"},{"@pid":"47/1131","text":"Le-Chin Liu"}]},"title":"On optimizing power and crosstalk for bus coupling capacitance using genetic algorithms.","venue":"ISCAS","pages":"277-280","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/NaroskaRLSL03","doi":"10.1109/ISCAS.2003.1206253","ee":"https://doi.org/10.1109/ISCAS.2003.1206253","url":"https://dblp.org/rec/conf/iscas/NaroskaRLSL03"}, "url":"URL#6189560" }, { "@score":"1", "@id":"6189564", "info":{"authors":{"author":[{"@pid":"85/6059","text":"H. S. Ng"},{"@pid":"46/5280","text":"Sui-Tung Mak"},{"@pid":"08/5825","text":"Kai-Pui Lam"}]},"title":"Field programmable gate arrays and analog implementation of BRIN for optimization problems.","venue":"ISCAS","pages":"73-76","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/NgML03","doi":"10.1109/ISCAS.2003.1206188","ee":"https://doi.org/10.1109/ISCAS.2003.1206188","url":"https://dblp.org/rec/conf/iscas/NgML03"}, "url":"URL#6189564" }, { "@score":"1", "@id":"6189568", "info":{"authors":{"author":[{"@pid":"04/3321","text":"Dimitris G. Nikolos"},{"@pid":"04/3321","text":"Dimitris Nikolos"},{"@pid":"40/1531","text":"Haridimos T. Vergos"},{"@pid":"11/6649","text":"Costas Efstathiou"}]},"title":"Efficient BIST schemes for RNS datapaths.","venue":"ISCAS","pages":"573-576","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/NikolosNVE03","doi":"10.1109/ISCAS.2003.1206377","ee":"https://doi.org/10.1109/ISCAS.2003.1206377","url":"https://dblp.org/rec/conf/iscas/NikolosNVE03"}, "url":"URL#6189568" }, { "@score":"1", "@id":"6189574", "info":{"authors":{"author":[{"@pid":"80/2337","text":"Marek R. Ogiela"},{"@pid":"41/3234","text":"Ryszard Tadeusiewicz"}]},"title":"Visual signal processing and image understanding in biomedical systems.","venue":"ISCAS","pages":"17-20","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OgielaT03","doi":"10.1109/ISCAS.2003.1206161","ee":"https://doi.org/10.1109/ISCAS.2003.1206161","url":"https://dblp.org/rec/conf/iscas/OgielaT03"}, "url":"URL#6189574" }, { "@score":"1", "@id":"6189577", "info":{"authors":{"author":[{"@pid":"45/2122","text":"Ken-ichi Okada"},{"@pid":"65/3357","text":"Kento Yamaoka"},{"@pid":"37/1497","text":"Hidetoshi Onodera"}]},"title":"Statistical modeling of gate-delay variation with consideration of intra-gate variability.","venue":"ISCAS","pages":"513-516","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OkadaYO03","doi":"10.1109/ISCAS.2003.1206335","ee":"https://doi.org/10.1109/ISCAS.2003.1206335","url":"https://dblp.org/rec/conf/iscas/OkadaYO03"}, "url":"URL#6189577" }, { "@score":"1", "@id":"6189582", "info":{"authors":{"author":[{"@pid":"57/524","text":"Beatriz Olleta"},{"@pid":"40/4611","text":"Lance Juffer"},{"@pid":"08/4236-1","text":"Degang Chen 0001"},{"@pid":"03/4973","text":"Randall L. Geiger"}]},"title":"A deterministic dynamic element matching approach to ADC testing.","venue":"ISCAS","pages":"533-536","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OlletaJCG03","doi":"10.1109/ISCAS.2003.1206341","ee":"https://doi.org/10.1109/ISCAS.2003.1206341","url":"https://dblp.org/rec/conf/iscas/OlletaJCG03"}, "url":"URL#6189582" }, { "@score":"1", "@id":"6189583", "info":{"authors":{"author":[{"@pid":"31/5587-1","text":"Thomas Olsson 0001"},{"@pid":"80/5874","text":"Peter Nilsson 0001"}]},"title":"A digitally controlled PLL for digital SOCs.","venue":"ISCAS","pages":"437-440","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OlssonN03","doi":"10.1109/ISCAS.2003.1206308","ee":"https://doi.org/10.1109/ISCAS.2003.1206308","url":"https://dblp.org/rec/conf/iscas/OlssonN03"}, "url":"URL#6189583" }, { "@score":"1", "@id":"6189584", "info":{"authors":{"author":[{"@pid":"135/2046","text":"Okundu C. Omeni"},{"@pid":"t/ChristoferToumazou","text":"Chris Toumazou"}]},"title":"A CMOS micro-power wideband data/power transfer system for biomedical implants.","venue":"ISCAS","pages":"61-64","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OmeniT03","doi":"10.1109/ISCAS.2003.1206184","ee":"https://doi.org/10.1109/ISCAS.2003.1206184","url":"https://dblp.org/rec/conf/iscas/OmeniT03"}, "url":"URL#6189584" }, { "@score":"1", "@id":"6189586", "info":{"authors":{"author":[{"@pid":"48/1309","text":"Karn Opasjumruskit"},{"@pid":"42/5570","text":"Naiyavudhi Wongkomet"}]},"title":"A CMOS current-to-LCD interface for portable amperometric sensing systems.","venue":"ISCAS","pages":"65-68","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OpasjumruskitW03","doi":"10.1109/ISCAS.2003.1206185","ee":"https://doi.org/10.1109/ISCAS.2003.1206185","url":"https://dblp.org/rec/conf/iscas/OpasjumruskitW03"}, "url":"URL#6189586" }, { "@score":"1", "@id":"6189593", "info":{"authors":{"author":[{"@pid":"73/5511","text":"Neyir Ozcan"},{"@pid":"22/6906","text":"Sabri Arik"},{"@pid":"84/1390","text":"Vedat Tavsanoglu"}]},"title":"New criteria for the existence of stable equilibrium points in nonsymmetric cellular neural networks.","venue":"ISCAS","pages":"753-756","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/OzcanAT03","doi":"10.1109/ISCAS.2003.1206422","ee":"https://doi.org/10.1109/ISCAS.2003.1206422","url":"https://dblp.org/rec/conf/iscas/OzcanAT03"}, "url":"URL#6189593" }, { "@score":"1", "@id":"6189596", "info":{"authors":{"author":[{"@pid":"67/7028","text":"Marius Padure"},{"@pid":"c/SorinCotofana","text":"Sorin Cotofana"},{"@pid":"v/SVassiliadis","text":"Stamatis Vassiliadis"}]},"title":"Design and experimental results of a CMOS flip-flop featuring embedded threshold logic.","venue":"ISCAS","pages":"253-256","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PadureCV03","doi":"10.1109/ISCAS.2003.1206246","ee":"https://doi.org/10.1109/ISCAS.2003.1206246","url":"https://dblp.org/rec/conf/iscas/PadureCV03"}, "url":"URL#6189596" }, { "@score":"1", "@id":"6189604", "info":{"authors":{"author":[{"@pid":"17/7010","text":"Partha Pratim Pande"},{"@pid":"87/3867","text":"Cristian Grecu"},{"@pid":"i/AndreIvanov","text":"André Ivanov"},{"@pid":"s/ResveASaleh","text":"Res Saleh"}]},"title":"Design of a switch for network on chip applications.","venue":"ISCAS","pages":"217-220","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PandeGIS03","doi":"10.1109/ISCAS.2003.1206235","ee":"https://doi.org/10.1109/ISCAS.2003.1206235","url":"https://dblp.org/rec/conf/iscas/PandeGIS03"}, "url":"URL#6189604" }, { "@score":"1", "@id":"6189605", "info":{"authors":{"author":[{"@pid":"24/5311","text":"Wasimon Panichpattanakul"},{"@pid":"49/5090","text":"Watit Benjapolakul"}]},"title":"Fuzzy power control with weighting function in DS-CDMA cellular mobile communication system.","venue":"ISCAS","pages":"785-788","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PanichpattanakulB03","doi":"10.1109/ISCAS.2003.1206430","ee":"https://doi.org/10.1109/ISCAS.2003.1206430","url":"https://dblp.org/rec/conf/iscas/PanichpattanakulB03"}, "url":"URL#6189605" }, { "@score":"1", "@id":"6189606", "info":{"authors":{"author":[{"@pid":"03/5528","text":"Christian Panis"},{"@pid":"30/2927","text":"Raimund Leitner"},{"@pid":"11/1234","text":"Herbert Grünbacher"},{"@pid":"36/6529","text":"Jari Nurmi"}]},"title":"xLIW - a scaleable long instruction word.","venue":"ISCAS","pages":"69-72","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PanisLGN03","doi":"10.1109/ISCAS.2003.1206186","ee":"https://doi.org/10.1109/ISCAS.2003.1206186","url":"https://dblp.org/rec/conf/iscas/PanisLGN03"}, "url":"URL#6189606" }, { "@score":"1", "@id":"6189614", "info":{"authors":{"author":[{"@pid":"18/3417","text":"Seong-Il Park"},{"@pid":"47/4676","text":"In-Cheol Park"}]},"title":"History-based memory mode prediction for improving memory performance.","venue":"ISCAS","pages":"185-188","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ParkP03","doi":"10.1109/ISCAS.2003.1206226","ee":"https://doi.org/10.1109/ISCAS.2003.1206226","url":"https://dblp.org/rec/conf/iscas/ParkP03"}, "url":"URL#6189614" }, { "@score":"1", "@id":"6189616", "info":{"authors":{"author":[{"@pid":"39/787","text":"Kumar L. Parthasarathy"},{"@pid":"31/1473","text":"Le Jin"},{"@pid":"05/5540","text":"Turker Kuyel"},{"@pid":"55/4771","text":"Dana Price"},{"@pid":"08/4236-1","text":"Degang Chen 0001"},{"@pid":"03/4973","text":"Randall L. Geiger"}]},"title":"Experimental evaluation and validation of a BIST algorithm for characterization of A/D converter performance.","venue":"ISCAS","pages":"537-540","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ParthasarathyJKPCG03","doi":"10.1109/ISCAS.2003.1206343","ee":"https://doi.org/10.1109/ISCAS.2003.1206343","url":"https://dblp.org/rec/conf/iscas/ParthasarathyJKPCG03"}, "url":"URL#6189616" }, { "@score":"1", "@id":"6189624", "info":{"authors":{"author":[{"@pid":"56/7029","text":"Matteo Perenzoni"},{"@pid":"64/1096","text":"Andrea Gerosa"},{"@pid":"39/5005","text":"Andrea Neviani"}]},"title":"Analog CMOS implementation of Gallager's iterative decoding algorithm applied to a block turbo code.","venue":"ISCAS","pages":"813-816","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PerenzoniGN03","doi":"10.1109/ISCAS.2003.1206437","ee":"https://doi.org/10.1109/ISCAS.2003.1206437","url":"https://dblp.org/rec/conf/iscas/PerenzoniGN03"}, "url":"URL#6189624" }, { "@score":"1", "@id":"6189627", "info":{"authors":{"author":[{"@pid":"12/6019","text":"Suphakant Phimoltares"},{"@pid":"18/6886","text":"Chidchanok Lursinsap"},{"@pid":"11/2696","text":"Kosin Chamnongthai"}]},"title":"Tight bounded localization of facial features with color and rotational independence.","venue":"ISCAS","pages":"809-812","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PhimoltaresLC03","doi":"10.1109/ISCAS.2003.1206436","ee":"https://doi.org/10.1109/ISCAS.2003.1206436","url":"https://dblp.org/rec/conf/iscas/PhimoltaresLC03"}, "url":"URL#6189627" }, { "@score":"1", "@id":"6189633", "info":{"authors":{"author":[{"@pid":"21/390","text":"Jonne Poikonen"},{"@pid":"06/1993","text":"Ari Paasio"}]},"title":"An area-efficient full-wave current rectifier for analog array processing.","venue":"ISCAS","pages":"757-760","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PoikonenP03","doi":"10.1109/ISCAS.2003.1206423","ee":"https://doi.org/10.1109/ISCAS.2003.1206423","url":"https://dblp.org/rec/conf/iscas/PoikonenP03"}, "url":"URL#6189633" }, { "@score":"1", "@id":"6189640", "info":{"authors":{"author":[{"@pid":"27/1116","text":"Louie Pylarinos"},{"@pid":"91/1063","text":"Khoman Phang"}]},"title":"Analysis of output ripple in multi-phase clocked charge pumps.","venue":"ISCAS","pages":"285-288","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/PylarinosP03","doi":"10.1109/ISCAS.2003.1206256","ee":"https://doi.org/10.1109/ISCAS.2003.1206256","url":"https://dblp.org/rec/conf/iscas/PylarinosP03"}, "url":"URL#6189640" }, { "@score":"1", "@id":"6189645", "info":{"authors":{"author":[{"@pid":"27/338","text":"Kaamran Raahemifar"},{"@pid":"98/6509","text":"Majid Ahmadi"}]},"title":"A new initialization technique for asynchronous circuits.","venue":"ISCAS","pages":"581-584","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/RaahemifarA03","doi":"10.1109/ISCAS.2003.1206379","ee":"https://doi.org/10.1109/ISCAS.2003.1206379","url":"https://dblp.org/rec/conf/iscas/RaahemifarA03"}, "url":"URL#6189645" }, { "@score":"1", "@id":"6189647", "info":{"authors":{"author":[{"@pid":"53/2687","text":"Thanapant Raicharoen"},{"@pid":"18/6886","text":"Chidchanok Lursinsap"},{"@pid":"84/2614","text":"Paron Sanguanbhokai"}]},"title":"Application of critical support vector machine to time series prediction.","venue":"ISCAS","pages":"741-744","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/RaicharoenLS03","doi":"10.1109/ISCAS.2003.1206419","ee":"https://doi.org/10.1109/ISCAS.2003.1206419","url":"https://dblp.org/rec/conf/iscas/RaicharoenLS03"}, "url":"URL#6189647" }, { "@score":"1", "@id":"6189654", "info":{"authors":{"author":[{"@pid":"16/4691","text":"Rashid Rashidzadeh"},{"@pid":"98/6509","text":"Majid Ahmadi"},{"@pid":"56/3601","text":"William C. Miller"}]},"title":"A tester-on-chip implementation in 0.18µ CMOS utilizing a MEMS interface.","venue":"ISCAS","pages":"561-564","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/RashidzadehAM03","doi":"10.1109/ISCAS.2003.1206374","ee":"https://doi.org/10.1109/ISCAS.2003.1206374","url":"https://dblp.org/rec/conf/iscas/RashidzadehAM03"}, "url":"URL#6189654" }, { "@score":"1", "@id":"6189667", "info":{"authors":{"author":[{"@pid":"26/4851","text":"Saeed Safari"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"},{"@pid":"10/10868","text":"Amir-Hossein Jahangir"}]},"title":"A novel improvement technique for high-level test synthesis.","venue":"ISCAS","pages":"609-612","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SafariEJ03","doi":"10.1109/ISCAS.2003.1206386","ee":"https://doi.org/10.1109/ISCAS.2003.1206386","url":"https://dblp.org/rec/conf/iscas/SafariEJ03"}, "url":"URL#6189667" }, { "@score":"1", "@id":"6189670", "info":{"authors":{"author":[{"@pid":"43/233","text":"Sadiq M. Sait"},{"@pid":"e/AimanHElMaleh","text":"Aiman H. El-Maleh"},{"@pid":"10/4877","text":"Rush H. Al-Abuji"}]},"title":"Simulated evolution algorithm for multiobjective VLSI netlist bi-partitioning.","venue":"ISCAS","pages":"457-460","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SaitEA03","doi":"10.1109/ISCAS.2003.1206315","ee":"https://doi.org/10.1109/ISCAS.2003.1206315","url":"https://dblp.org/rec/conf/iscas/SaitEA03"}, "url":"URL#6189670" }, { "@score":"1", "@id":"6189671", "info":{"authors":{"author":[{"@pid":"43/233","text":"Sadiq M. Sait"},{"@pid":"e/AimanHElMaleh","text":"Aiman H. El-Maleh"},{"@pid":"30/5716","text":"Raslan H. Al-Abaji"}]},"title":"General iterative heuristics for VLSI multiobjective partitioning.","venue":"ISCAS","pages":"497-500","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SaitEA03a","doi":"10.1109/ISCAS.2003.1206329","ee":"https://doi.org/10.1109/ISCAS.2003.1206329","url":"https://dblp.org/rec/conf/iscas/SaitEA03a"}, "url":"URL#6189671" }, { "@score":"1", "@id":"6189673", "info":{"authors":{"author":[{"@pid":"03/6716","text":"Hiroshi Saito"},{"@pid":"49/2605","text":"Euiseok Kim"},{"@pid":"53/5395","text":"Masashi Imai"},{"@pid":"16/6759","text":"Nattha Sretasereekul"},{"@pid":"94/5594","text":"Hiroshi Nakamura"},{"@pid":"38/6913","text":"Takashi Nanya"}]},"title":"Control signal sharing of asynchronous circuits using datapath delay information.","venue":"ISCAS","pages":"617-620","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SaitoKISNN03","doi":"10.1109/ISCAS.2003.1206388","ee":"https://doi.org/10.1109/ISCAS.2003.1206388","url":"https://dblp.org/rec/conf/iscas/SaitoKISNN03"}, "url":"URL#6189673" }, { "@score":"1", "@id":"6189689", "info":{"authors":{"author":[{"@pid":"02/3107","text":"M. Saubhayana"},{"@pid":"n/RobertWNewcomb","text":"R. W. Newcomb"}]},"title":"Synthesis for symmetric weight matrices of neural networks.","venue":"ISCAS","pages":"677-680","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SaubhayanaN03","doi":"10.1109/ISCAS.2003.1206403","ee":"https://doi.org/10.1109/ISCAS.2003.1206403","url":"https://dblp.org/rec/conf/iscas/SaubhayanaN03"}, "url":"URL#6189689" }, { "@score":"1", "@id":"6189699", "info":{"authors":{"author":{"@pid":"61/4644","text":"Reza Sedaghat"}},"title":"A fast algorithm to reduce 2-dimensional assignment problems to 1-dimensional assignment problems for FPGA-based fault simulation.","venue":"ISCAS","pages":"213-216","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Sedaghat03","doi":"10.1109/ISCAS.2003.1206234","ee":"https://doi.org/10.1109/ISCAS.2003.1206234","url":"https://dblp.org/rec/conf/iscas/Sedaghat03"}, "url":"URL#6189699" }, { "@score":"1", "@id":"6189709", "info":{"authors":{"author":[{"@pid":"70/4153","text":"Shahed Shahir"},{"@pid":"64/3062","text":"Xiang Chen"},{"@pid":"98/6509","text":"Majid Ahmadi"}]},"title":"Fuzzy Associative Database for multiple planar object recognition.","venue":"ISCAS","pages":"805-808","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ShahirCA03","doi":"10.1109/ISCAS.2003.1206435","ee":"https://doi.org/10.1109/ISCAS.2003.1206435","url":"https://dblp.org/rec/conf/iscas/ShahirCA03"}, "url":"URL#6189709" }, { "@score":"1", "@id":"6189711", "info":{"authors":{"author":[{"@pid":"08/6845","text":"Zili Shao"},{"@pid":"73/1987","text":"Qingfeng Zhuge"},{"@pid":"27/2376","text":"Edwin Hsing-Mean Sha"},{"@pid":"c/CChantrapornchai","text":"Chantana Chantrapornchai"}]},"title":"Loop scheduling for minimizing schedule length and switching activities.","venue":"ISCAS","pages":"109-112","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ShaoZSC03","doi":"10.1109/ISCAS.2003.1206201","ee":"https://doi.org/10.1109/ISCAS.2003.1206201","url":"https://dblp.org/rec/conf/iscas/ShaoZSC03"}, "url":"URL#6189711" }, { "@score":"1", "@id":"6189713", "info":{"authors":{"author":[{"@pid":"40/4283","text":"Meigen Shen"},{"@pid":"15/7206","text":"Li-Rong Zheng 0001"},{"@pid":"68/5555","text":"Hannu Tenhunen"}]},"title":"Case study of cost and performance trade-off analysis for mixed-signal integration in system-on-chip.","venue":"ISCAS","pages":"585-588","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ShenZT03","doi":"10.1109/ISCAS.2003.1206380","ee":"https://doi.org/10.1109/ISCAS.2003.1206380","url":"https://dblp.org/rec/conf/iscas/ShenZT03"}, "url":"URL#6189713" }, { "@score":"1", "@id":"6189715", "info":{"authors":{"author":[{"@pid":"86/5568","text":"Meng Lieh Sheu"},{"@pid":"36/2655","text":"Tai Ping Sun"},{"@pid":"72/4146","text":"Chi Wen Lu"},{"@pid":"71/1592","text":"Mon Chau Shie"}]},"title":"The fault detection of cross-check test scheme for infrared FPA.","venue":"ISCAS","pages":"553-556","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SheuSLS03","doi":"10.1109/ISCAS.2003.1206372","ee":"https://doi.org/10.1109/ISCAS.2003.1206372","url":"https://dblp.org/rec/conf/iscas/SheuSLS03"}, "url":"URL#6189715" }, { "@score":"1", "@id":"6189724", "info":{"authors":{"author":[{"@pid":"57/3465","text":"Jeong-Yon Shim"},{"@pid":"19/360-1","text":"Lei Xu 0001"}]},"title":"Medical data mining model for oriental medicine via BYY Binary Independent Factor Analysis.","venue":"ISCAS","pages":"717-720","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ShimX03","doi":"10.1109/ISCAS.2003.1206413","ee":"https://doi.org/10.1109/ISCAS.2003.1206413","url":"https://dblp.org/rec/conf/iscas/ShimX03"}, "url":"URL#6189724" }, { "@score":"1", "@id":"6189727", "info":{"authors":{"author":[{"@pid":"69/2001","text":"Sang-Dae Shin"},{"@pid":"93/2342","text":"Hun Choi"},{"@pid":"22/6659","text":"Bai-Sun Kong"}]},"title":"Variable sampling window flip-flop for low-power application.","venue":"ISCAS","pages":"257-260","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ShinCK03","doi":"10.1109/ISCAS.2003.1206247","ee":"https://doi.org/10.1109/ISCAS.2003.1206247","url":"https://dblp.org/rec/conf/iscas/ShinCK03"}, "url":"URL#6189727" }, { "@score":"1", "@id":"6189733", "info":{"authors":{"author":[{"@pid":"43/6884","text":"Robert Siegmund"},{"@pid":"17/1765-1","text":"Dietmar Müller 0001"}]},"title":"Efficient modeling and synthesis of on-chip communication protocols for network-on-chip design.","venue":"ISCAS","pages":"81-84","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SiegmundM03","doi":"10.1109/ISCAS.2003.1206191","ee":"https://doi.org/10.1109/ISCAS.2003.1206191","url":"https://dblp.org/rec/conf/iscas/SiegmundM03"}, "url":"URL#6189733" }, { "@score":"1", "@id":"6189743", "info":{"authors":{"author":[{"@pid":"50/6944","text":"Nicolas Sklavos 0001"},{"@pid":"82/2625","text":"Odysseas G. Koufopavlou"}]},"title":"On the hardware implementations of the SHA-2 (256, 384, 512) hash functions.","venue":"ISCAS","pages":"153-156","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SklavoK03","doi":"10.1109/ISCAS.2003.1206214","ee":"https://doi.org/10.1109/ISCAS.2003.1206214","url":"https://dblp.org/rec/conf/iscas/SklavoK03"}, "url":"URL#6189743" }, { "@score":"1", "@id":"6189747", "info":{"authors":{"author":{"@pid":"45/2278","text":"Michael A. Soderstrand"}},"title":"CSD multipliers for FPGA DSP applications.","venue":"ISCAS","pages":"469-472","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Soderstrand03","doi":"10.1109/ISCAS.2003.1206319","ee":"https://doi.org/10.1109/ISCAS.2003.1206319","url":"https://dblp.org/rec/conf/iscas/Soderstrand03"}, "url":"URL#6189747" }, { "@score":"1", "@id":"6189751", "info":{"authors":{"author":[{"@pid":"s/DimitriosSoudris","text":"Dimitrios Soudris"},{"@pid":"88/4307","text":"K. Sgouropoulos"},{"@pid":"t/KTatas","text":"Konstantinos Tatas"},{"@pid":"43/3714","text":"Vasilis F. Pavlidis"},{"@pid":"t/AdoniosThanailakis","text":"Adonios Thanailakis"}]},"title":"A methodology for implementing FIR filters and CAD tool development for designing RNS-based systems.","venue":"ISCAS","pages":"129-132","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SoudrisSTPT03","doi":"10.1109/ISCAS.2003.1206208","ee":"https://doi.org/10.1109/ISCAS.2003.1206208","url":"https://dblp.org/rec/conf/iscas/SoudrisSTPT03"}, "url":"URL#6189751" }, { "@score":"1", "@id":"6189752", "info":{"authors":{"author":[{"@pid":"62/6686","text":"Stefano Squartini"},{"@pid":"03/6772","text":"Amir Hussain 0001"},{"@pid":"43/4598","text":"Francesco Piazza"}]},"title":"Preprocessing based solution for the vanishing gradient problem in recurrent neural networks.","venue":"ISCAS","pages":"713-716","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SquartiniHP03","doi":"10.1109/ISCAS.2003.1206412","ee":"https://doi.org/10.1109/ISCAS.2003.1206412","url":"https://dblp.org/rec/conf/iscas/SquartiniHP03"}, "url":"URL#6189752" }, { "@score":"1", "@id":"6189753", "info":{"authors":{"author":[{"@pid":"16/6759","text":"Nattha Sretasereekul"},{"@pid":"03/6716","text":"Hiroshi Saito"},{"@pid":"53/5395","text":"Masashi Imai"},{"@pid":"49/2605","text":"Euiseok Kim"},{"@pid":"99/6624","text":"Metehan Özcan"},{"@pid":"31/4885","text":"K. Thongnoo"},{"@pid":"94/5594","text":"Hiroshi Nakamura"},{"@pid":"38/6913","text":"Takashi Nanya"}]},"title":"A zero-time-overhead asynchronous four-phase controller.","venue":"ISCAS","pages":"205-208","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SretasereekulSIKOTNN03","doi":"10.1109/ISCAS.2003.1206232","ee":"https://doi.org/10.1109/ISCAS.2003.1206232","url":"https://dblp.org/rec/conf/iscas/SretasereekulSIKOTNN03"}, "url":"URL#6189753" }, { "@score":"1", "@id":"6189757", "info":{"authors":{"author":[{"@pid":"s/MirceaRStan","text":"Mircea R. Stan"},{"@pid":"68/36","text":"Marco Barcella"}]},"title":"MTCMOS with outer feedback (MTOF) flip-flops.","venue":"ISCAS","pages":"429-432","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/StanB03","doi":"10.1109/ISCAS.2003.1206305","ee":"https://doi.org/10.1109/ISCAS.2003.1206305","url":"https://dblp.org/rec/conf/iscas/StanB03"}, "url":"URL#6189757" }, { "@score":"1", "@id":"6189759", "info":{"authors":{"author":[{"@pid":"29/4283","text":"Janusz A. Starzyk"},{"@pid":"57/1736","text":"Tsun-Ho Liu"}]},"title":"Design of a Self-Organizing Learning Array system.","venue":"ISCAS","pages":"801-804","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/StarzykL03","doi":"10.1109/ISCAS.2003.1206434","ee":"https://doi.org/10.1109/ISCAS.2003.1206434","url":"https://dblp.org/rec/conf/iscas/StarzykL03"}, "url":"URL#6189759" }, { "@score":"1", "@id":"6189771", "info":{"authors":{"author":[{"@pid":"44/4508","text":"Jos Sulistyo"},{"@pid":"52/1517","text":"Dong Sam Ha"}]},"title":"5 GHz pipelined multiplier and MAC in 0.18µm complementary static CMOS.","venue":"ISCAS","pages":"117-120","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SulistyoH03","doi":"10.1109/ISCAS.2003.1206204","ee":"https://doi.org/10.1109/ISCAS.2003.1206204","url":"https://dblp.org/rec/conf/iscas/SulistyoH03"}, "url":"URL#6189771" }, { "@score":"1", "@id":"6189775", "info":{"authors":{"author":[{"@pid":"64/221","text":"Changyin Sun"},{"@pid":"40/4562","text":"Changgui Sun"},{"@pid":"01/5521","text":"Chun-Bo Feng"}]},"title":"Exponential periodicity of neural networks with delays.","venue":"ISCAS","pages":"681-684","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/SunSF03","doi":"10.1109/ISCAS.2003.1206404","ee":"https://doi.org/10.1109/ISCAS.2003.1206404","url":"https://dblp.org/rec/conf/iscas/SunSF03"}, "url":"URL#6189775" }, { "@score":"1", "@id":"6189797", "info":{"authors":{"author":[{"@pid":"198/7862","text":"Kay-Chuan Benny Tan"},{"@pid":"32/362","text":"Tughrul Arslan"}]},"title":"Shift-accumulator ALU centric JPEG2000 5/3 lifting based discrete wavelet transform architecture.","venue":"ISCAS","pages":"161-164","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/TanA03","doi":"10.1109/ISCAS.2003.1206218","ee":"https://doi.org/10.1109/ISCAS.2003.1206218","url":"https://dblp.org/rec/conf/iscas/TanA03"}, "url":"URL#6189797" }, { "@score":"1", "@id":"6189815", "info":{"authors":{"author":[{"@pid":"36/2847","text":"Mohammad H. Tehranipour"},{"@pid":"n/MehrdadNourani","text":"Mehrdad Nourani"},{"@pid":"f/SeidMehdiFakhraie","text":"Seid Mehdi Fakhraie"},{"@pid":"07/1409","text":"Ali Afzali-Kusha"}]},"title":"Systematic test program generation for SoC testing using embedded processor.","venue":"ISCAS","pages":"541-544","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/TehranipourNFA03","doi":"10.1109/ISCAS.2003.1206344","ee":"https://doi.org/10.1109/ISCAS.2003.1206344","url":"https://dblp.org/rec/conf/iscas/TehranipourNFA03"}, "url":"URL#6189815" }, { "@score":"1", "@id":"6189822", "info":{"authors":{"author":[{"@pid":"10/6574","text":"Nattawut Thepayasuwan"},{"@pid":"11/5171","text":"Hua Tang"},{"@pid":"d/AlexDoboli","text":"Alex Doboli"}]},"title":"An exploration-based binding and scheduling technique for synthesis of digital blocks for mixed-signal applications.","venue":"ISCAS","pages":"629-632","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ThepayasuwanTD03","doi":"10.1109/ISCAS.2003.1206391","ee":"https://doi.org/10.1109/ISCAS.2003.1206391","url":"https://dblp.org/rec/conf/iscas/ThepayasuwanTD03"}, "url":"URL#6189822" }, { "@score":"1", "@id":"6189823", "info":{"authors":{"author":[{"@pid":"90/2946","text":"Olivier Thomas"},{"@pid":"43/3768","text":"Amara Amara"}]},"title":"An SOI 4 transistors self-refresh ultra-low-voltage memory cell.","venue":"ISCAS","pages":"401-404","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ThomasA03","doi":"10.1109/ISCAS.2003.1206296","ee":"https://doi.org/10.1109/ISCAS.2003.1206296","url":"https://dblp.org/rec/conf/iscas/ThomasA03"}, "url":"URL#6189823" }, { "@score":"1", "@id":"6189841", "info":{"authors":{"author":[{"@pid":"36/5280","text":"Ya-Lan Tsao"},{"@pid":"18/5044","text":"Ming Hsuan Tan"},{"@pid":"53/3327","text":"Jun-Xian Teng"},{"@pid":"15/534","text":"Shyh-Jye Jou"}]},"title":"Parameterized and low power DSP core for embedded systems.","venue":"ISCAS","pages":"265-268","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/TsaoTTJ03","doi":"10.1109/ISCAS.2003.1206249","ee":"https://doi.org/10.1109/ISCAS.2003.1206249","url":"https://dblp.org/rec/conf/iscas/TsaoTTJ03"}, "url":"URL#6189841" }, { "@score":"1", "@id":"6189849", "info":{"authors":{"author":[{"@pid":"89/839","text":"Sunan Tugsinavisut"},{"@pid":"97/1009","text":"Suwicha Jirayucharoensak"},{"@pid":"29/6330","text":"Peter A. Beerel"}]},"title":"An asynchronous pipeline comparisons with application to DCT matrix-vector multiplication.","venue":"ISCAS","pages":"361-364","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/TugsinavisutJB03","doi":"10.1109/ISCAS.2003.1206280","ee":"https://doi.org/10.1109/ISCAS.2003.1206280","url":"https://dblp.org/rec/conf/iscas/TugsinavisutJB03"}, "url":"URL#6189849" }, { "@score":"1", "@id":"6189850", "info":{"authors":{"author":[{"@pid":"03/1039","text":"Giovanni Tummarello"},{"@pid":"56/5833","text":"Fabio Nardini"},{"@pid":"43/4598","text":"Francesco Piazza"}]},"title":"Stepsize control in NLMS acoustic echo cancellation using a neural network.","venue":"ISCAS","pages":"705-708","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/TummarelloNP03","doi":"10.1109/ISCAS.2003.1206410","ee":"https://doi.org/10.1109/ISCAS.2003.1206410","url":"https://dblp.org/rec/conf/iscas/TummarelloNP03"}, "url":"URL#6189850" }, { "@score":"1", "@id":"6189852", "info":{"authors":{"author":{"@pid":"35/3324","text":"Shrutin Ulman"}},"title":"Macromodel for short circuit power dissipation of submicron CMOS inverters and its application to design CMOS buffers.","venue":"ISCAS","pages":"269-272","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/Ulman03","doi":"10.1109/ISCAS.2003.1206250","ee":"https://doi.org/10.1109/ISCAS.2003.1206250","url":"https://dblp.org/rec/conf/iscas/Ulman03"}, "url":"URL#6189852" }, { "@score":"1", "@id":"6189853", "info":{"authors":{"author":[{"@pid":"19/6432","text":"Junhyung Um"},{"@pid":"31/5983","text":"Sangwoo Lee"},{"@pid":"20/3397","text":"Youngsoo Park"},{"@pid":"17/4065","text":"Sungik Jun"},{"@pid":"50/6842","text":"Taewhan Kim"}]},"title":"An efficient inverse multiplier/divider architecture for cryptography systems.","venue":"ISCAS","pages":"149-152","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/UmLPJK03","doi":"10.1109/ISCAS.2003.1206213","ee":"https://doi.org/10.1109/ISCAS.2003.1206213","url":"https://dblp.org/rec/conf/iscas/UmLPJK03"}, "url":"URL#6189853" }, { "@score":"1", "@id":"6189885", "info":{"authors":{"author":[{"@pid":"52/3620","text":"Hongxia Wang"},{"@pid":"95/6808","text":"Chen He"},{"@pid":"61/1586","text":"Juebang Yu"}]},"title":"Analysis of global exponential stability for a class of bidirectional associative memory networks.","venue":"ISCAS","pages":"673-676","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/WangHY03","doi":"10.1109/ISCAS.2003.1206402","ee":"https://doi.org/10.1109/ISCAS.2003.1206402","url":"https://dblp.org/rec/conf/iscas/WangHY03"}, "url":"URL#6189885" }, { "@score":"1", "@id":"6189895", "info":{"authors":{"author":[{"@pid":"88/488","text":"Niwat Waropus"},{"@pid":"50/2640","text":"Rajendar Koltur"},{"@pid":"32/3682","text":"Malgorzata Chrzanowska-Jeske"}]},"title":"Graph-based approach to evaluate net routability of a floorplan.","venue":"ISCAS","pages":"465-468","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/WaropusKC03","doi":"10.1109/ISCAS.2003.1206318","ee":"https://doi.org/10.1109/ISCAS.2003.1206318","url":"https://dblp.org/rec/conf/iscas/WaropusKC03"}, "url":"URL#6189895" }, { "@score":"1", "@id":"6189900", "info":{"authors":{"author":[{"@pid":"41/3211","text":"Shugang Wei"},{"@pid":"71/3722","text":"Kensuke Shimizu"}]},"title":"Modulo (2p ± 1) multipliers using a three-operand modular addition and Booth recoding based on signed-digit number arithmetic.","venue":"ISCAS","pages":"221-224","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/WeiS03","doi":"10.1109/ISCAS.2003.1206236","ee":"https://doi.org/10.1109/ISCAS.2003.1206236","url":"https://dblp.org/rec/conf/iscas/WeiS03"}, "url":"URL#6189900" }, { "@score":"1", "@id":"6189904", "info":{"authors":{"author":[{"@pid":"35/4455","text":"Theerayod Wiangtong"},{"@pid":"54/1029","text":"Peter Y. K. Cheung"},{"@pid":"l/WayneLuk","text":"Wayne Luk"}]},"title":"Multitasking in hardware-software codesign for reconfigurable computer.","venue":"ISCAS","pages":"621-624","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/WiangtongCL03","doi":"10.1109/ISCAS.2003.1206389","ee":"https://doi.org/10.1109/ISCAS.2003.1206389","url":"https://dblp.org/rec/conf/iscas/WiangtongCL03"}, "url":"URL#6189904" }, { "@score":"1", "@id":"6189913", "info":{"authors":{"author":[{"@pid":"48/3079","text":"Marek Wróblewski"},{"@pid":"59/650-2","text":"Matthias Müller 0002"},{"@pid":"02/6598-2","text":"Andreas Wortmann 0002"},{"@pid":"28/454-1","text":"Sven Simon 0001"},{"@pid":"40/6455","text":"Wilhelm Pieper"},{"@pid":"50/2506","text":"Josef A. Nossek"}]},"title":"A power efficient register file architecture using master latch sharing.","venue":"ISCAS","pages":"393-396","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/WroblewskiMWSPN03","doi":"10.1109/ISCAS.2003.1206291","ee":"https://doi.org/10.1109/ISCAS.2003.1206291","url":"https://dblp.org/rec/conf/iscas/WroblewskiMWSPN03"}, "url":"URL#6189913" }, { "@score":"1", "@id":"6189919", "info":{"authors":{"author":[{"@pid":"59/2856","text":"Yinshui Xia"},{"@pid":"90/6971","text":"B. Ali"},{"@pid":"18/1727","text":"A. E. A. Almaini"}]},"title":"Area and power optimization of FPRM function based circuits.","venue":"ISCAS","pages":"329-332","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/XiaAA03","doi":"10.1109/ISCAS.2003.1206270","ee":"https://doi.org/10.1109/ISCAS.2003.1206270","url":"https://dblp.org/rec/conf/iscas/XiaAA03"}, "url":"URL#6189919" }, { "@score":"1", "@id":"6189928", "info":{"authors":{"author":[{"@pid":"03/2363","text":"Dongming Xu"},{"@pid":"09/4645","text":"Liping Deng"},{"@pid":"83/3251","text":"John G. Harris"},{"@pid":"p/JoseCPrincipe","text":"José Carlos Príncipe"}]},"title":"Design of a reduced KII set and network in analog VLSI.","venue":"ISCAS","pages":"837-840","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/XuDHP03","doi":"10.1109/ISCAS.2003.1206443","ee":"https://doi.org/10.1109/ISCAS.2003.1206443","url":"https://dblp.org/rec/conf/iscas/XuDHP03"}, "url":"URL#6189928" }, { "@score":"1", "@id":"6189944", "info":{"authors":{"author":[{"@pid":"53/6684","text":"Hongmei Yan"},{"@pid":"93/3489","text":"Jun Zheng"},{"@pid":"98/2589","text":"Yingtao Jiang"},{"@pid":"31/4022","text":"Chenglin Peng"},{"@pid":"76/4221","text":"Qinghui Li"}]},"title":"Development of a decision support system for heart disease diagnosis using multilayer perceptron.","venue":"ISCAS","pages":"709-712","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/YanZJPL03","doi":"10.1109/ISCAS.2003.1206411","ee":"https://doi.org/10.1109/ISCAS.2003.1206411","url":"https://dblp.org/rec/conf/iscas/YanZJPL03"}, "url":"URL#6189944" }, { "@score":"1", "@id":"6189945", "info":{"authors":{"author":[{"@pid":"60/5421","text":"Shao-Sheng Yang"},{"@pid":"08/5","text":"Pao-Lin Guo"},{"@pid":"24/3845","text":"Tsin-Yuan Chang"},{"@pid":"41/4377","text":"Jin-Hua Hong"}]},"title":"A multi-phase charge-sharing technique without external capacitor for low-power TFT-LCD column drivers.","venue":"ISCAS","pages":"365-368","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/YangGCH03","doi":"10.1109/ISCAS.2003.1206282","ee":"https://doi.org/10.1109/ISCAS.2003.1206282","url":"https://dblp.org/rec/conf/iscas/YangGCH03"}, "url":"URL#6189945" }, { "@score":"1", "@id":"6189946", "info":{"authors":{"author":[{"@pid":"62/4723","text":"Byung-Do Yang"},{"@pid":"75/34","text":"Lee-Sup Kim"}]},"title":"A low power charge sharing ROM using dummy bit lines.","venue":"ISCAS","pages":"377-380","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/YangK03","doi":"10.1109/ISCAS.2003.1206286","ee":"https://doi.org/10.1109/ISCAS.2003.1206286","url":"https://dblp.org/rec/conf/iscas/YangK03"}, "url":"URL#6189946" }, { "@score":"1", "@id":"6189962", "info":{"authors":{"author":[{"@pid":"75/639","text":"Hong Ye"},{"@pid":"41/479-1","text":"Zhiping Lin 0001"}]},"title":"Global optimization of neural network weights using subenergy tunneling function and ripple search.","venue":"ISCAS","pages":"725-728","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/YeL03","doi":"10.1109/ISCAS.2003.1206415","ee":"https://doi.org/10.1109/ISCAS.2003.1206415","url":"https://dblp.org/rec/conf/iscas/YeL03"}, "url":"URL#6189962" }, { "@score":"1", "@id":"6189977", "info":{"authors":{"author":[{"@pid":"72/3465","text":"Xiao Yan Yu"},{"@pid":"22/1080","text":"Vojin G. Oklobdzija"},{"@pid":"38/29","text":"William W. Walker"}]},"title":"An efficient transistor optimizer for custom circuits.","venue":"ISCAS","pages":"197-200","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/YuOW03","doi":"10.1109/ISCAS.2003.1206230","ee":"https://doi.org/10.1109/ISCAS.2003.1206230","url":"https://dblp.org/rec/conf/iscas/YuOW03"}, "url":"URL#6189977" }, { "@score":"1", "@id":"6189984", "info":{"authors":{"author":[{"@pid":"02/3383","text":"Alfio Zanchi"},{"@pid":"08/6700","text":"Ioannis Papantonopoulos"},{"@pid":"314/7487","text":"Frank (Ching-Yuh) Tsay"}]},"title":"Measurement and SPICE prediction of sub-picosecond clock jitter in A/D converters.","venue":"ISCAS","pages":"557-560","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZanchiPT03","doi":"10.1109/ISCAS.2003.1206373","ee":"https://doi.org/10.1109/ISCAS.2003.1206373","url":"https://dblp.org/rec/conf/iscas/ZanchiPT03"}, "url":"URL#6189984" }, { "@score":"1", "@id":"6189987", "info":{"authors":{"author":[{"@pid":"11/3379","text":"Pega Zarjam"},{"@pid":"81/5422","text":"Mostefa Mesbah"},{"@pid":"42/2195","text":"Boualem Boashash"}]},"title":"An optimal feature set for seizure detection systems for newborn EEG signals.","venue":"ISCAS","pages":"33-36","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZarjamMB03","doi":"10.1109/ISCAS.2003.1206166","ee":"https://doi.org/10.1109/ISCAS.2003.1206166","url":"https://dblp.org/rec/conf/iscas/ZarjamMB03"}, "url":"URL#6189987" }, { "@score":"1", "@id":"6190001", "info":{"authors":{"author":[{"@pid":"48/5711","text":"Mingyan Zhang"},{"@pid":"60/133","text":"Jiangmin Gu"},{"@pid":"95/137","text":"Chip-Hong Chang"}]},"title":"A novel hybrid pass logic with static CMOS output drive full-adder cell.","venue":"ISCAS","pages":"317-320","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZhangGC03","doi":"10.1109/ISCAS.2003.1206266","ee":"https://doi.org/10.1109/ISCAS.2003.1206266","url":"https://dblp.org/rec/conf/iscas/ZhangGC03"}, "url":"URL#6190001" }, { "@score":"1", "@id":"6190002", "info":{"authors":{"author":[{"@pid":"61/6498","text":"QingNian Zhang"},{"@pid":"75/4432","text":"XiangYang He"},{"@pid":"26/5680","text":"JianQi Liu"}]},"title":"RBF network based on genetic algorithm optimization for nonlinear time series prediction.","venue":"ISCAS","pages":"693-696","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZhangHL03","doi":"10.1109/ISCAS.2003.1206407","ee":"https://doi.org/10.1109/ISCAS.2003.1206407","url":"https://dblp.org/rec/conf/iscas/ZhangHL03"}, "url":"URL#6190002" }, { "@score":"1", "@id":"6190009", "info":{"authors":{"author":[{"@pid":"17/3238","text":"Dun Zhao"},{"@pid":"94/5345","text":"Shambhu Upudhyaya"}]},"title":"A resource balancing approach to SoC test scheduling.","venue":"ISCAS","pages":"525-528","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZhaoU03","doi":"10.1109/ISCAS.2003.1206339","ee":"https://doi.org/10.1109/ISCAS.2003.1206339","url":"https://dblp.org/rec/conf/iscas/ZhaoU03"}, "url":"URL#6190009" }, { "@score":"1", "@id":"6190022", "info":{"authors":{"author":[{"@pid":"73/1987","text":"Qingfeng Zhuge"},{"@pid":"27/2376","text":"Edwin Hsing-Mean Sha"},{"@pid":"c/CChantrapornchai","text":"Chantana Chantrapornchai"}]},"title":"An Integrated Framework of Design Optimization and Space Minimization for DSP applications.","venue":"ISCAS","pages":"601-604","year":"2003","type":"Conference and Workshop Papers","access":"closed","key":"conf/iscas/ZhugeSC03","doi":"10.1109/ISCAS.2003.1206384","ee":"https://doi.org/10.1109/ISCAS.2003.1206384","url":"https://dblp.org/rec/conf/iscas/ZhugeSC03"}, "url":"URL#6190022" } ] } } } )