callback( { "result":{ "query":":facetid:toc:\"db/conf/cdes/cdes2006.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"196.51" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"45", "@dc":"45", "@oc":"45", "@id":"43371114", "text":":facetid:toc:db/conf/cdes/cdes2006.bht" } }, "hits":{ "@total":"45", "@computed":"45", "@sent":"45", "@first":"0", "hit":[{ "@score":"1", "@id":"5708198", "info":{"authors":{"author":[{"@pid":"30/3572","text":"Narendra Ahuja"},{"@pid":"81/2699","text":"Garimella Rama Murthy"}]},"title":"Novel Complex Vauled Neural Networks.","venue":"CDES","pages":"281-286","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/AhujaM06","url":"https://dblp.org/rec/conf/cdes/AhujaM06"}, "url":"URL#5708198" }, { "@score":"1", "@id":"5708199", "info":{"authors":{"author":[{"@pid":"53/75","text":"Waleed K. Al-Assadi"},{"@pid":"35/4908","text":"Vipin Sharma"},{"@pid":"12/1824","text":"Pavankumar Chandrasekhar"}]},"title":"Crosstalk at the Dynamic Node of Domino CMOS Circuits.","venue":"CDES","pages":"57-63","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Al-AssadiSC06","url":"https://dblp.org/rec/conf/cdes/Al-AssadiSC06"}, "url":"URL#5708199" }, { "@score":"1", "@id":"5708200", "info":{"authors":{"author":{"@pid":"31/4076","text":"Jaafar Alghazo"}},"title":"Modeling and Realization of the Floating Point Inverse Square Root, Square Root, and Division unit (fP ISD) Using VHDL and FPGAs.","venue":"CDES","pages":"39-45","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Alghazo06","url":"https://dblp.org/rec/conf/cdes/Alghazo06"}, "url":"URL#5708200" }, { "@score":"1", "@id":"5708201", "info":{"authors":{"author":[{"@pid":"70/4449","text":"Amin Ahsan Ali"},{"@pid":"11/6726","text":"Hafiz Md. Hasan Babu"},{"@pid":"75/2948","text":"Ahsan Raja Chowdhury"}]},"title":"Realization of Digital Fuzzy Operations Using Multi-Valued Fredkin Gates.","venue":"CDES","pages":"101-106","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/AliBC06","url":"https://dblp.org/rec/conf/cdes/AliBC06"}, "url":"URL#5708201" }, { "@score":"1", "@id":"5708202", "info":{"authors":{"author":[{"@pid":"24/3488","text":"Anasua Bhowmik"},{"@pid":"z/MMZahran","text":"Mohamed M. Zahran"}]},"title":"Bandwidth-Friendly Cache Hierarchy.","venue":"CDES","pages":"153-159","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/BhowmikZ06","url":"https://dblp.org/rec/conf/cdes/BhowmikZ06"}, "url":"URL#5708202" }, { "@score":"1", "@id":"5708203", "info":{"authors":{"author":[{"@pid":"44/4545","text":"Arun N. Chandorkar"},{"@pid":"71/6695","text":"Gurvinder Singh"}]},"title":"Design of Low Power 4-Tap 8-Bit Adiabatic FIR Filter.","venue":"CDES","pages":"112-117","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ChandorkarS06","url":"https://dblp.org/rec/conf/cdes/ChandorkarS06"}, "url":"URL#5708203" }, { "@score":"1", "@id":"5708204", "info":{"authors":{"author":[{"@pid":"92/2626","text":"Yung-Yuan Chen"},{"@pid":"67/5800","text":"Kuen-Long Leu"},{"@pid":"95/2764","text":"Li-Wen Lin"}]},"title":"Hybrid Error-Detection Approach with No Detection Latency for High-Performance Microprocessors.","venue":"CDES","pages":"196-202","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ChenLL06","url":"https://dblp.org/rec/conf/cdes/ChenLL06"}, "url":"URL#5708204" }, { "@score":"1", "@id":"5708205", "info":{"authors":{"author":[{"@pid":"48/2981","text":"Gabriel Dragffy"},{"@pid":"82/1251","text":"Mohammad Samie"},{"@pid":"26/600","text":"Ebrahim Farjah"}]},"title":"Bio-Inspired Celluar Systems With Cyclic Metamorphic Memory.","venue":"CDES","pages":"160-168","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/DragffySF06","url":"https://dblp.org/rec/conf/cdes/DragffySF06"}, "url":"URL#5708205" }, { "@score":"1", "@id":"5708206", "info":{"authors":{"author":[{"@pid":"38/6055","text":"Ayman Elnaggar"},{"@pid":"66/2696","text":"Mokhtar Aboelaze"}]},"title":"Reducing Memory References for FFT Calculation.","venue":"CDES","pages":"141-145","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ElnaggarA06","url":"https://dblp.org/rec/conf/cdes/ElnaggarA06"}, "url":"URL#5708206" }, { "@score":"1", "@id":"5708207", "info":{"authors":{"author":[{"@pid":"77/6872","text":"Mary Mehrnoosh Eshaghian-Wilner"},{"@pid":"72/5955","text":"Alexander Khitun"},{"@pid":"15/3763","text":"Shiva Navab"},{"@pid":"00/2677","text":"Kang L. Wang"}]},"title":"Hierarchical Multi-Scale Architectures with Spin Waves.","venue":"CDES","pages":"220-226","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Eshaghian-WilnerKNW06","url":"https://dblp.org/rec/conf/cdes/Eshaghian-WilnerKNW06"}, "url":"URL#5708207" }, { "@score":"1", "@id":"5708208", "info":{"authors":{"author":[{"@pid":"77/6872","text":"Mary Mehrnoosh Eshaghian-Wilner"},{"@pid":"96/6345","text":"Ling Lau"},{"@pid":"15/3763","text":"Shiva Navab"},{"@pid":"48/211","text":"David Shen"}]},"title":"Graph Formations of Partial-Order Multiple-Sequence Alignments Using Nano and Micro-Scale Reconfigurable Meshes.","venue":"CDES","pages":"242-250","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Eshaghian-WilnerLNS06","url":"https://dblp.org/rec/conf/cdes/Eshaghian-WilnerLNS06"}, "url":"URL#5708208" }, { "@score":"1", "@id":"5708209", "info":{"authors":{"author":{"@pid":"97/5941","text":"Jinming Ge"}},"title":"Round-Robin Arbiter Design.","venue":"CDES","pages":"24-28","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Ge06","url":"https://dblp.org/rec/conf/cdes/Ge06"}, "url":"URL#5708209" }, { "@score":"1", "@id":"5708210", "info":{"authors":{"author":[{"@pid":"57/4339","text":"Erh-Wen Hu"},{"@pid":"95/331","text":"Cyril Ku"},{"@pid":"22/1180","text":"Andrew Russo"},{"@pid":"64/3897","text":"Bogong Su"},{"@pid":"39/449-46","text":"Jian Wang 0046"}]},"title":"New DSP Benchmark based on Selectable Mode Vocoder (SMV).","venue":"CDES","pages":"175-181","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/HuKRSW06","url":"https://dblp.org/rec/conf/cdes/HuKRSW06"}, "url":"URL#5708210" }, { "@score":"1", "@id":"5708211", "info":{"authors":{"author":[{"@pid":"91/1524","text":"Abby A. Ilumoka"},{"@pid":"73/881","text":"Yeonbum Park"}]},"title":"ANN-Based Spiral Inductor Parameter Extraction and Layout Re-Design.","venue":"CDES","pages":"50-56","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/IlumokaP06","url":"https://dblp.org/rec/conf/cdes/IlumokaP06"}, "url":"URL#5708211" }, { "@score":"1", "@id":"5708212", "info":{"authors":{"author":[{"@pid":"67/1630","text":"Sirzat Kahramanli"},{"@pid":"29/4213","text":"Suleyman Tosun"}]},"title":"A Novel Essential Prime Implicant Identification Method for Exact Direct Cover Logic Minimization.","venue":"CDES","pages":"10-16","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KahramanliT06","url":"https://dblp.org/rec/conf/cdes/KahramanliT06"}, "url":"URL#5708212" }, { "@score":"1", "@id":"5708213", "info":{"authors":{"author":{"@pid":"56/3233","text":"Vazgen Karapetyan"}},"title":"An Algorithm for Yield Improvement via Local Positioning and Resizing.","venue":"CDES","pages":"46-49","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Karapetyan06","url":"https://dblp.org/rec/conf/cdes/Karapetyan06"}, "url":"URL#5708213" }, { "@score":"1", "@id":"5708214", "info":{"authors":{"author":[{"@pid":"63/4339","text":"Elias G. Khalaf"},{"@pid":"67/2717","text":"Ralph Tucci"}]},"title":"Semi-Contiguous Memory Allocation for Efficient Sequential-Access.","venue":"CDES","pages":"135-140","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KhalafT06","url":"https://dblp.org/rec/conf/cdes/KhalafT06"}, "url":"URL#5708214" }, { "@score":"1", "@id":"5708215", "info":{"authors":{"author":[{"@pid":"66/2570","text":"Dmitrij Kissler"},{"@pid":"92/2956","text":"Alexey Kupriyanov"},{"@pid":"94/1143","text":"Frank Hannig"},{"@pid":"60/5993","text":"Dirk Koch"},{"@pid":"t/JurgenTeich","text":"Jürgen Teich"}]},"title":"A Generic Framework for Rapid Prototyping of System-on-Chip Designs.","venue":"CDES","pages":"189-195","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KisslerKHKT06","url":"https://dblp.org/rec/conf/cdes/KisslerKHKT06"}, "url":"URL#5708215" }, { "@score":"1", "@id":"5708216", "info":{"authors":{"author":[{"@pid":"k/KKrithivasan","text":"Kamala Krithivasan"},{"@pid":"87/4424","text":"Prahladh Harsha"},{"@pid":"37/913","text":"Muralidhar Talupur"}]},"title":"Communicating Distributed H systems with Simple Splicing Rules.","venue":"CDES","pages":"107-111","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KrithivasanHT06","url":"https://dblp.org/rec/conf/cdes/KrithivasanHT06"}, "url":"URL#5708216" }, { "@score":"1", "@id":"5708217", "info":{"authors":{"author":[{"@pid":"61/6880","text":"Kamala Kritihivasan"},{"@pid":"96/6137","text":"Anshu Bhatia"},{"@pid":"88/5049","text":"T. S. Chandra"}]},"title":"Simulation of a Turing Machine using EndoII Splicing Rules.","venue":"CDES","pages":"125-129","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KritihivasanBC06","url":"https://dblp.org/rec/conf/cdes/KritihivasanBC06"}, "url":"URL#5708217" }, { "@score":"1", "@id":"5708218", "info":{"authors":{"author":[{"@pid":"45/5218","text":"Sandeep S. Kumar"},{"@pid":"p/ChristofPaar","text":"Christof Paar"},{"@pid":"34/1982","text":"Jan Pelzl"},{"@pid":"32/1957","text":"Gerd Pfeiffer"},{"@pid":"14/676","text":"Manfred Schimmler"}]},"title":"A Configuration Concept for a Massively Parallel FPGA Architecture.","venue":"CDES","pages":"207-212","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/KumarPPPS06","url":"https://dblp.org/rec/conf/cdes/KumarPPPS06"}, "url":"URL#5708218" }, { "@score":"1", "@id":"5708219", "info":{"authors":{"author":[{"@pid":"181/2841","text":"Xiaobo Li"},{"@pid":"86/2296","text":"Ke Luo"},{"@pid":"19/867","text":"Xiangdong Cui"},{"@pid":"47/5443","text":"Lalin Jiang"},{"@pid":"09/5444","text":"Xiaoqiang Ni"},{"@pid":"14/6273","text":"Chiyuan Ma"},{"@pid":"76/1876","text":"Jingfei Jiang"},{"@pid":"67/3567","text":"Huiping Zhou"},{"@pid":"67/2535","text":"Zhou Zhou"}]},"title":"A New Processor Architecture with a New Program Driving Method.","venue":"CDES","pages":"203-206","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/LiLCJNMJZZ06","url":"https://dblp.org/rec/conf/cdes/LiLCJNMJZZ06"}, "url":"URL#5708219" }, { "@score":"1", "@id":"5708220", "info":{"authors":{"author":{"@pid":"01/1964","text":"Tulin Mangir"}},"title":"Integrity and Integration Issues for Nano-Tube Based Interconnect Systems.","venue":"CDES","pages":"287-","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Mangir06","url":"https://dblp.org/rec/conf/cdes/Mangir06"}, "url":"URL#5708220" }, { "@score":"1", "@id":"5708221", "info":{"authors":{"author":[{"@pid":"83/5542","text":"Nagm Mohamed"},{"@pid":"04/5566","text":"Nazeih Botros"},{"@pid":"z/WeiZhang2","text":"Wei Zhang 0002"}]},"title":"The Impact of Cache Organization in Optimizing Microprocessor Power Consumption.","venue":"CDES","pages":"84-90","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/MohamedBZ06","url":"https://dblp.org/rec/conf/cdes/MohamedBZ06"}, "url":"URL#5708221" }, { "@score":"1", "@id":"5708222", "info":{"authors":{"author":[{"@pid":"16/6509","text":"Yajuvendra Nagaonkar"},{"@pid":"59/2223","text":"Mark L. Manwaring"}]},"title":"An FPGA-based Experiment Platform for Hardware-Software Codesign and Hardware Emulation.","venue":"CDES","pages":"169-174","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/NagaonkarM06","url":"https://dblp.org/rec/conf/cdes/NagaonkarM06"}, "url":"URL#5708222" }, { "@score":"1", "@id":"5708223", "info":{"authors":{"author":[{"@pid":"55/4340","text":"Alice C. Parker"},{"@pid":"57/2934","text":"Aaron K. Friesz"},{"@pid":"29/6089","text":"Afshaneh Pakdaman"}]},"title":"Towards a Nanoscale Artificial Cortex.","venue":"CDES","pages":"227-241","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ParkerFP06","url":"https://dblp.org/rec/conf/cdes/ParkerFP06"}, "url":"URL#5708223" }, { "@score":"1", "@id":"5708224", "info":{"authors":{"author":[{"@pid":"84/1298","text":"Ahmed Sayed"},{"@pid":"53/1487","text":"Hussain Al-Asaad"}]},"title":"Survey and Evaluation of Low-Power Flip-Flops.","venue":"CDES","pages":"77-83","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/SayedA06","url":"https://dblp.org/rec/conf/cdes/SayedA06"}, "url":"URL#5708224" }, { "@score":"1", "@id":"5708225", "info":{"authors":{"author":[{"@pid":"39/6944","text":"Dmitri B. Strukov"},{"@pid":"l/KonstantinLikharev","text":"Konstantin K. Likharev"}]},"title":"CMOL FPGA circuits.","venue":"CDES","pages":"213-219","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/StrukovL06","url":"https://dblp.org/rec/conf/cdes/StrukovL06"}, "url":"URL#5708225" }, { "@score":"1", "@id":"5708226", "info":{"authors":{"author":[{"@pid":"46/5492","text":"Saad Osman Abdalla Subair"},{"@pid":"92/2662","text":"Safaai Deris"}]},"title":"Protein Secondary Structure Prediction Accuracy versus Reduction Methods.","venue":"CDES","pages":"118-124","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/SubairD06","url":"https://dblp.org/rec/conf/cdes/SubairD06"}, "url":"URL#5708226" }, { "@score":"1", "@id":"5708227", "info":{"authors":{"author":[{"@pid":"14/5940","text":"Esteban García Tamayo"},{"@pid":"79/5681","text":"Juan Ospina"}]},"title":"A Computer Algebra Algorithm for the Symbolic Solution of a Problem involving the diffusion of adatoms on a Circular Wafer when sculpting a Nanopore with an Ion Beam.","venue":"CDES","pages":"272-280","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/TamayoG06","url":"https://dblp.org/rec/conf/cdes/TamayoG06"}, "url":"URL#5708227" }, { "@score":"1", "@id":"5708228", "info":{"authors":{"author":[{"@pid":"66/5691","text":"Bin-Hua Tein"},{"@pid":"08/6303","text":"I-Wei Wu"},{"@pid":"70/4576","text":"Chung-Ping Chung"}]},"title":"Instruction Fetch Energy Reduction Using Forward-Branch Bufferable Innermost Loop Buffer.","venue":"CDES","pages":"91-96","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/TeinWC06","url":"https://dblp.org/rec/conf/cdes/TeinWC06"}, "url":"URL#5708228" }, { "@score":"1", "@id":"5708229", "info":{"authors":{"author":[{"@pid":"t/HimanshuThapliyal","text":"Himanshu Thapliyal"},{"@pid":"a/HRArabnia","text":"Hamid R. Arabnia"}]},"title":"Modified Carry Look Ahead BCD Adder With CMOS and Reversible Logic Implementation.","venue":"CDES","pages":"64-69","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ThapliyalA06","url":"https://dblp.org/rec/conf/cdes/ThapliyalA06"}, "url":"URL#5708229" }, { "@score":"1", "@id":"5708230", "info":{"authors":{"author":[{"@pid":"t/HimanshuThapliyal","text":"Himanshu Thapliyal"},{"@pid":"a/HRArabnia","text":"Hamid R. Arabnia"}]},"title":"A Reversible Programmable Logic Array (RPLA) Using Fredkin and Feynman Gates for Industrial Electronics and Applications.","venue":"CDES","pages":"70-76","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ThapliyalA06a","url":"https://dblp.org/rec/conf/cdes/ThapliyalA06a"}, "url":"URL#5708230" }, { "@score":"1", "@id":"5708231", "info":{"authors":{"author":[{"@pid":"t/HimanshuThapliyal","text":"Himanshu Thapliyal"},{"@pid":"39/6051","text":"A. Rameshwar"},{"@pid":"43/2467","text":"Rajnish Bajpai"},{"@pid":"a/HRArabnia","text":"Hamid R. Arabnia"}]},"title":"Novel NAND and AND Gate Using DNA Ligation and Two Transistors Implementations.","venue":"CDES","pages":"130-134","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ThapliyalRBA06","url":"https://dblp.org/rec/conf/cdes/ThapliyalRBA06"}, "url":"URL#5708231" }, { "@score":"1", "@id":"5708232", "info":{"authors":{"author":[{"@pid":"t/HimanshuThapliyal","text":"Himanshu Thapliyal"},{"@pid":"94/5953","text":"Vishal Verma"},{"@pid":"a/HRArabnia","text":"Hamid R. Arabnia"}]},"title":"A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs.","venue":"CDES","pages":"36-38","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ThapliyalVA06","url":"https://dblp.org/rec/conf/cdes/ThapliyalVA06"}, "url":"URL#5708232" }, { "@score":"1", "@id":"5708233", "info":{"authors":{"author":[{"@pid":"29/4213","text":"Suleyman Tosun"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"},{"@pid":"69/4066","text":"Hakduran Koc"}]},"title":"Using Task Recomputation During Application Mapping in Parallel Embedded Architectures.","venue":"CDES","pages":"29-35","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/TosunKK06","url":"https://dblp.org/rec/conf/cdes/TosunKK06"}, "url":"URL#5708233" }, { "@score":"1", "@id":"5708234", "info":{"authors":{"author":[{"@pid":"30/2026","text":"Martin Uhl"},{"@pid":"68/501","text":"Werner Held"}]},"title":"On the Management of Object Interrelationships.","venue":"CDES","pages":"3-9","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/UhlH06","url":"https://dblp.org/rec/conf/cdes/UhlH06"}, "url":"URL#5708234" }, { "@score":"1", "@id":"5708235", "info":{"authors":{"author":[{"@pid":"04/4151","text":"Bryan W. Wagner"},{"@pid":"15/346","text":"Thomas P. Way"}]},"title":"MolML: An Abstract Scripting Language for Assembly of Mechanical Nanocomputer Architectures.","venue":"CDES","pages":"258-264","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/WagnerW06","url":"https://dblp.org/rec/conf/cdes/WagnerW06"}, "url":"URL#5708235" }, { "@score":"1", "@id":"5708236", "info":{"authors":{"author":[{"@pid":"w/YangWang8","text":"Yang Wang 0008"},{"@pid":"73/2715","text":"G. Malcolm Stocks"},{"@pid":"80/3964","text":"Aurelian Rusanu"},{"@pid":"80/3620","text":"Donald M. C. Nicholson"},{"@pid":"86/6537-2","text":"Markus Eisenbach 0002"},{"@pid":"09/209","text":"J. S. Faulkner"}]},"title":"Teraflop Computing for Nanoscience.","venue":"CDES","pages":"265-271","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/WangSRNEF06","url":"https://dblp.org/rec/conf/cdes/WangSRNEF06"}, "url":"URL#5708236" }, { "@score":"1", "@id":"5708237", "info":{"authors":{"author":{"@pid":"15/346","text":"Thomas P. Way"}},"title":"Compilation for Future Nanocomputer Architectures.","venue":"CDES","pages":"251-257","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/Way06","url":"https://dblp.org/rec/conf/cdes/Way06"}, "url":"URL#5708237" }, { "@score":"1", "@id":"5708238", "info":{"authors":{"author":[{"@pid":"70/5687","text":"Hui-Chin Yang"},{"@pid":"70/4576","text":"Chung-Ping Chung"}]},"title":"Autonomous Instruction Memory Equipped with Dynamic Branch Handling Capability.","venue":"CDES","pages":"146-152","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/YangC06","url":"https://dblp.org/rec/conf/cdes/YangC06"}, "url":"URL#5708238" }, { "@score":"1", "@id":"5708239", "info":{"authors":{"author":[{"@pid":"03/385","text":"Tsozen Yeh"},{"@pid":"51/4000","text":"Joseph Arul"},{"@pid":"53/5262","text":"Kuo-Hsin Tien"},{"@pid":"53/463","text":"I-Fan Chen"},{"@pid":"42/6981","text":"Jia-Shian Wu"}]},"title":"Improving the System Performance by a Dynamic File Prediction Model.","venue":"CDES","pages":"182-188","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/YehATCW06","url":"https://dblp.org/rec/conf/cdes/YehATCW06"}, "url":"URL#5708239" }, { "@score":"1", "@id":"5708240", "info":{"authors":{"author":[{"@pid":"z/MMZahran","text":"Mohamed M. Zahran"},{"@pid":"f/ManojFranklin","text":"Manoj Franklin"}]},"title":"RHT: A Context-Based Return Address Predictor.","venue":"CDES","pages":"17-23","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ZahranF06","url":"https://dblp.org/rec/conf/cdes/ZahranF06"}, "url":"URL#5708240" }, { "@score":"1", "@id":"5708241", "info":{"authors":{"author":[{"@pid":"36/2676","text":"Moises Zarate"},{"@pid":"51/1236","text":"Oscar Camacho Nieto"},{"@pid":"53/2282","text":"Luis A. Villa Vargas"},{"@pid":"97/510","text":"Osvaldo Espinosa"}]},"title":"Zero Detect-Based Low Power Registers File Access.","venue":"CDES","pages":"97-100","year":"2006","type":"Conference and Workshop Papers","access":"unavailable","key":"conf/cdes/ZarateCVE06","url":"https://dblp.org/rec/conf/cdes/ZarateCVE06"}, "url":"URL#5708241" }, { "@score":"1", "@id":"5798820", "info":{"authors":{"author":[{"@pid":"a/HRArabnia","text":"Hamid R. Arabnia"},{"@pid":"77/6872","text":"Mary Mehrnoosh Eshaghian-Wilner"}]},"title":"Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology, CDES 2006, Las Vegas, Nevada, USA, June 26-29, 2006","venue":"CDES","publisher":"CSREA Press","year":"2006","type":"Editorship","access":"unavailable","key":"conf/cdes/2006","url":"https://dblp.org/rec/conf/cdes/2006"}, "url":"URL#5798820" } ] } } } )