large* scale* chip* multiprocessor*OKKatayoun NeshatpourWayne P. BurlesonAmin KhajehHouman HomayounEnhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence.IEEE Trans. Very Large Scale Integr. Syst.264778-7912018Journal Articlesclosedjournals/tvlsi/NeshatpourBKH1810.1109/TVLSI.2017.2780800https://doi.org/10.1109/TVLSI.2017.2780800https://dblp.org/rec/journals/tvlsi/NeshatpourBKH18URL#2501618Kramer StraubeChristopher NittaRaj AmirtharajahMatthew K. FarrensVenkatesh AkellaImproving Execution Time of Parallel Programs on Large Scale Chip Multiprocessors with Constant Average Power Processing.ICCD649-6522017Conference and Workshop Papersclosedconf/iccd/StraubeNAFA1710.1109/ICCD.2017.113https://doi.org/10.1109/ICCD.2017.113https://dblp.org/rec/conf/iccd/StraubeNAFA17URL#2939324Weichen LiuWei Zhang 0012Xuan Wang 0001Jiang Xu 0001Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip.IEEE Trans. Very Large Scale Integr. Syst.2441546-15592016Journal Articlesclosedjournals/tvlsi/LiuZWX1610.1109/TVLSI.2015.2452910https://doi.org/10.1109/TVLSI.2015.2452910https://dblp.org/rec/journals/tvlsi/LiuZWX16URL#3192756Lei Yang 0018Weichen LiuWeiwen JiangMengquan LiJuan YiEdwin Hsing-Mean ShaApplication Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization.IEEE Trans. Very Large Scale Integr. Syst.24103027-30402016Journal Articlesclosedjournals/tvlsi/YangLJLYS1610.1109/TVLSI.2016.2535359https://doi.org/10.1109/TVLSI.2016.2535359https://dblp.org/rec/journals/tvlsi/YangLJLYS16URL#3192890Seunghan LeeKyungsu KangChong-Min KyungRuntime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache.IEEE Trans. Very Large Scale Integr. Syst.233520-5332015Journal Articlesclosedjournals/tvlsi/LeeKK1510.1109/TVLSI.2014.2311798https://doi.org/10.1109/TVLSI.2014.2311798https://dblp.org/rec/journals/tvlsi/LeeKK15URL#3501814Ying Wang 0001Lei Zhang 0008Yinhe Han 0001Huawei Li 0001Xiaowei Li 0001Data Remapping for Static NUCA in Degradable Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.235879-8922015Journal Articlesclosedjournals/tvlsi/WangZHLL1510.1109/TVLSI.2014.2325933https://doi.org/10.1109/TVLSI.2014.2325933https://dblp.org/rec/journals/tvlsi/WangZHLL15URL#3501965Yanhua LiYouhui ZhangWeimin ZhengPosition-aware thread-level speculative parallelization for large-scale chip-multiprocessor.Conf. Computing Frontiers21:1-21:82015Conference and Workshop Papersclosedconf/cf/LiZZ1510.1145/2742854.2742866https://doi.org/10.1145/2742854.2742866https://dblp.org/rec/conf/cf/LiZZ15URL#3529922Hongyin LuoShaojun WeiDeming ChenDonghui GuoHybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors.J. Parallel Distributed Comput.7492818-28302014Journal Articlesclosedjournals/jpdc/LuoWCG1410.1016/J.JPDC.2014.05.003https://doi.org/10.1016/j.jpdc.2014.05.003https://dblp.org/rec/journals/jpdc/LuoWCG14URL#3762279Xiaowen WuYaoyao YeJiang Xu 0001Wei Zhang 0012Weichen LiuMahdi NikdastXuan Wang 0001UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.2251082-10952014Journal Articlesclosedjournals/tvlsi/WuYXZLNW1410.1109/TVLSI.2013.2263397https://doi.org/10.1109/TVLSI.2013.2263397https://dblp.org/rec/journals/tvlsi/WuYXZLNW14URL#3801781Jianqing XiaoPengwei LvMian LouXunying ZhangXubang ShenA task-level superscalar microarchitecture for large scale chip multiprocessors.RTCSA1-82014Conference and Workshop Papersclosedconf/rtcsa/XiaoLLZS1410.1109/RTCSA.2014.6910528https://doi.org/10.1109/RTCSA.2014.6910528https://dblp.org/rec/conf/rtcsa/XiaoLLZS14URL#3934786Eustace PainkrasA chip multiprocessor for a large-scale neural simulator.2013Books and Thesesclosedphd/ethos/Painkras13http://www.manchester.ac.uk/escholar/uk-ac-man-scw:198344https://dblp.org/rec/phd/ethos/Painkras13URL#3989318Nikita NikitinJavier de San PedroJordi CortadellaArchitectural Exploration of Large-Scale Hierarchical Chip Multiprocessors.IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.32101569-15822013Journal Articlesclosedjournals/tcad/NikitinPC1310.1109/TCAD.2013.2272539https://doi.org/10.1109/TCAD.2013.2272539https://dblp.org/rec/journals/tcad/NikitinPC13URL#4077439Phi-Hung PhamJunyoung SongJongsun Park 0001Chulwoo KimDesign and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip.IEEE Trans. Very Large Scale Integr. Syst.211173-1772013Journal Articlesclosedjournals/tvlsi/PhamSPK1310.1109/TVLSI.2011.2181545https://doi.org/10.1109/TVLSI.2011.2181545https://dblp.org/rec/journals/tvlsi/PhamSPK13URL#4088842Javier de San PedroNikita NikitinJordi CortadellaJordi PetitPhysical planning for the architectural exploration of large-scale chip multiprocessors.NOCS1-22013Conference and Workshop Papersclosedconf/nocs/PedroNCP1310.1109/NOCS.2013.6558399https://doi.org/10.1109/NoCS.2013.6558399https://dblp.org/rec/conf/nocs/PedroNCP13URL#4211491Meng-Ju WuReuse Distance Analysis for Large-Scale Chip Multiprocessors.2012Books and Thesesclosedphd/basesearch/Wu12bhttps://hdl.handle.net/1903/12641https://dblp.org/rec/phd/basesearch/Wu12bURL#4268756Jason NemethRui MinWen-Ben JoneYiming HuLocation Cache Design and Performance Analysis for Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.191104-1172011Journal Articlesclosedjournals/tvlsi/NemethMJH1110.1109/TVLSI.2009.2028429https://doi.org/10.1109/TVLSI.2009.2028429https://dblp.org/rec/journals/tvlsi/NemethMJH11URL#4622119Somayyeh KoohiShaahin HessabiPower efficient nanophotonic on-chip network for future large scale multiprocessor architectures.NANOARCH114-1212011Conference and Workshop Papersclosedconf/nanoarch/KoohiH1110.1109/NANOARCH.2011.5941492https://doi.org/10.1109/NANOARCH.2011.5941492https://dblp.org/rec/conf/nanoarch/KoohiH11URL#4732241Azeez SanusiMagdy A. BayoumiDe-Cache: A novel caching scheme for large-scale NoC based multiprocessor systems-on-chips.SoCC191-1962011Conference and Workshop Papersclosedconf/socc/SanusiB1110.1109/SOCC.2011.6085079https://doi.org/10.1109/SOCC.2011.6085079https://dblp.org/rec/conf/socc/SanusiB11URL#4748682Mohammad HammoudSangyeun ChoRami G. MelhemA Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors.IEEE Comput. Archit. Lett.9129-322010Journal Articlesclosedjournals/cal/HammoudCM1010.1109/L-CA.2010.7https://doi.org/10.1109/L-CA.2010.7https://dblp.org/rec/journals/cal/HammoudCM10URL#4795792Daniel Sánchez 0003George MichelogiannakisChristos KozyrakisAn analysis of on-chip interconnection networks for large-scale chip multiprocessors.ACM Trans. Archit. Code Optim.714:1-4:282010Journal Articlesopenjournals/taco/SanchezMK1010.1145/1736065.1736069https://doi.org/10.1145/1736065.1736069https://dblp.org/rec/journals/taco/SanchezMK10URL#4857591Sudeep PasrichaFadi J. KurdahiNikil D. DuttEvaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications.IEEE Trans. Very Large Scale Integr. Syst.1891376-13802010Journal Articlesclosedjournals/tvlsi/PasrichaKD1010.1109/TVLSI.2009.2024118https://doi.org/10.1109/TVLSI.2009.2024118https://dblp.org/rec/journals/tvlsi/PasrichaKD10URL#4867754Zhiyi YuBevan M. BaasA Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.185750-7622010Journal Articlesclosedjournals/tvlsi/YuB1010.1109/TVLSI.2009.2017912https://doi.org/10.1109/TVLSI.2009.2017912https://dblp.org/rec/journals/tvlsi/YuB10URL#4867807Lisa R. HsuCache Resource Allocation in Large-Scale Chip Multiprocessors.2009Books and Thesesclosedphd/us/Hsu09https://hdl.handle.net/2027.42/64727https://dblp.org/rec/phd/us/Hsu09URL#5016318Sebastian HerbertDiana MarculescuMitigating the Impact of Variability on Chip-Multiprocessor Power and Performance.IEEE Trans. Very Large Scale Integr. Syst.17101520-15332009Journal Articlesclosedjournals/tvlsi/HerbertM0910.1109/TVLSI.2009.2020394https://doi.org/10.1109/TVLSI.2009.2020394https://dblp.org/rec/journals/tvlsi/HerbertM09URL#5092499Zhiyi YuBevan M. BaasHigh Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.17166-792009Journal Articlesclosedjournals/tvlsi/YuB0910.1109/TVLSI.2008.2001947https://doi.org/10.1109/TVLSI.2008.2001947https://dblp.org/rec/journals/tvlsi/YuB09URL#5092603Alexandru AndreiPetru ElesZebo PengMarcus T. SchmitzBashir M. Al-HashimiEnergy Optimization of Multiprocessor Systems on Chip by Voltage Selection.IEEE Trans. Very Large Scale Integr. Syst.153262-2752007Journal Articlesclosedjournals/tvlsi/AndreiEPSH0710.1109/TVLSI.2007.891101https://doi.org/10.1109/TVLSI.2007.891101https://dblp.org/rec/journals/tvlsi/AndreiEPSH07URL#5508200Srinivasan MuraliDavid AtienzaPaolo MeloniSalvatore CartaLuca BeniniGiovanni De MicheliLuigi RaffoSynthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.158869-8802007Journal Articlesclosedjournals/tvlsi/MuraliAMCBMR0710.1109/TVLSI.2007.900742https://doi.org/10.1109/TVLSI.2007.900742https://dblp.org/rec/journals/tvlsi/MuraliAMCBMR07URL#5508285Mikhail SmelyanskiyVictor W. LeeDaehyun Kim 0001Anthony D. NguyenPradeep DubeyScaling performance of interior-point method on large-scale chip multiprocessor system.SC222007Conference and Workshop Papersclosedconf/sc/SmelyanskiyLKND0710.1145/1362622.1362652https://doi.org/10.1145/1362622.1362652https://dblp.org/rec/conf/sc/SmelyanskiyLKND07URL#5603303Matteo MonchieroGianluca PalermoCristina SilvanoOreste VillaEfficient Synchronization for Embedded On-Chip Multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.14101049-10622006Journal Articlesclosedjournals/tvlsi/MonchieroPSV0610.1109/TVLSI.2006.884147https://doi.org/10.1109/TVLSI.2006.884147https://dblp.org/rec/journals/tvlsi/MonchieroPSV06URL#5692418JoAnn M. PaulDonald E. ThomasAlex BobrekScenario-oriented design for single-chip heterogeneous multiprocessors.IEEE Trans. Very Large Scale Integr. Syst.148868-8802006Journal Articlesclosedjournals/tvlsi/PaulTB0610.1109/TVLSI.2006.878474https://doi.org/10.1109/TVLSI.2006.878474https://dblp.org/rec/journals/tvlsi/PaulTB06URL#5692433Hisashige AndoNestoras TzartzanisWilliam W. WalkerA Case Study: Power and Performance Improvement of a Chip Multiprocessor for Transaction Processing.IEEE Trans. Very Large Scale Integr. Syst.137865-8682005Journal Articlesclosedjournals/tvlsi/AndoTW0510.1109/TVLSI.2005.850120https://doi.org/10.1109/TVLSI.2005.850120https://dblp.org/rec/journals/tvlsi/AndoTW05URL#5861873