"Methodology to Test and Validate a VHDL Inference Engine of a Type-2 FIS, ..."

Roberto Sepúlveda et al. (2009)

> Home

Details and statistics

DOI: 10.1007/978-3-642-04514-1_17

access: closed

type: Part in Book or Collection

metadata version: 2018-09-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - series/sci/SepulvedaMOC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/sci/SepulvedaMOC09
Roberto Sepúlveda, Oscar Montiel, José Angel Olivas, Oscar Castillo:
Methodology to Test and Validate a VHDL Inference Engine of a Type-2 FIS, through the Xilinx System Generator. Evolutionary Design of Intelligent Systems in Modeling, Simulation and Control 2009: 295-308

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.