"Advances in Automated Source-Level Debugging of Verilog Designs."

Bernhard Peischl, Naveed Riaz, Franz Wotawa (2008)

Details and statistics

DOI: 10.1007/978-3-540-79355-7_35

access: closed

type: Part in Book or Collection

metadata version: 2018-11-14

a service of  Schloss Dagstuhl - Leibniz Center for Informatics