"Design and Optimization of Hardware Accelerators for Deep Learning."

Ali Shafiee Ardestani (2018)

> Home

Details and statistics

DOI: —

access: unavailable

type: Book or Thesis

metadata version: 2022-07-01

- no documents available
- export record
  dblp key:
  - phd/us/Ardestani18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/us/Ardestani18
Ali Shafiee Ardestani:
Design and Optimization of Hardware Accelerators for Deep Learning. University of Utah, USA, 2018

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.