"Architecture synthesis for adaptive multiprocessor systems on chip."

Harold Ishebabi (2009)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2021-07-17

- view
  - electronic edition @ kobv.de
  - electronic edition @ nbn-resolving.org
  authority control:
- export record
  dblp key:
  - phd/de/Ishebabi2009
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/de/Ishebabi2009
Harold Ishebabi:
Architecture synthesis for adaptive multiprocessor systems on chip. University of Potsdam, 2009, pp. 1-142

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.