![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture."
R. Udaiyakumar et al. (2018)
- R. Udaiyakumar, Senoj Joseph
, T. V. P. Sundararajan
, Dhasarathan Vigneswaran
, R. Maheswar
, Iraj S. Amiri
:
Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture. Wirel. Pers. Commun. 102(4): 3477-3488 (2018)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.