"A Practical FPGA-Based Architecture for Arbitrary-Ratio Sample Rate ..."

Brunel Happi Tietche, Olivier Romain, Bruce Denby (2015)

> Home

Details and statistics

DOI: 10.1007/S11265-013-0840-5

access: open

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsisp/TietcheRD15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/TietcheRD15
Brunel Happi Tietche, Olivier Romain, Bruce Denby:
A Practical FPGA-Based Architecture for Arbitrary-Ratio Sample Rate Conversion. J. Signal Process. Syst. 78(2): 147-154 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.