"High-Speed Reconfigurable Parallel System to Design Good Error Correcting ..."

Juan Antonio Gómez Pulido, Miguel A. Vega-Rodríguez, Juan Manuel Sánchez-Pérez (2012)

> Home

Details and statistics

DOI: 10.1007/S11265-011-0626-6

access: closed

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/PulidoVS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/PulidoVS12
Juan Antonio Gómez Pulido, Miguel A. Vega-Rodríguez, Juan Manuel Sánchez-Pérez:
High-Speed Reconfigurable Parallel System to Design Good Error Correcting Codes in Communications. J. Signal Process. Syst. 66(2): 147-152 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.