"Floating Point CGRA based Ultra-Low Power DSP Accelerator."

Rohit Prasad et al. (2021)

> Home

Details and statistics

DOI: 10.1007/S11265-020-01630-2

access: closed

type: Journal Article

metadata version: 2021-11-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/PrasadDMC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/PrasadDMC21
Rohit Prasad, Satyajit Das, Kevin J. M. Martin, Philippe Coussy:
Floating Point CGRA based Ultra-Low Power DSP Accelerator. J. Signal Process. Syst. 93(10): 1159-1171 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.