"Techniques for power estimation and optimization at the logic level: A survey."

José Monteiro, Srinivas Devadas (1996)

> Home

Details and statistics

DOI: 10.1007/BF01130409

access: closed

type: Journal Article

metadata version: 2022-02-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/MonteiroD96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/MonteiroD96
José Monteiro, Srinivas Devadas:
Techniques for power estimation and optimization at the logic level: A survey. J. VLSI Signal Process. 13(2-3): 259-276 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.