"A Novel Design Methodology for High-Performance Programmable Decoder Cores ..."

Mohammad M. Mansour, Naresh R. Shanbhag (2005)

> Home

Details and statistics

DOI: 10.1007/S11265-005-5271-5

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/MansourS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/MansourS05
Mohammad M. Mansour, Naresh R. Shanbhag:
A Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPC Codes. J. VLSI Signal Process. 40(3): 371-382 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.