"A System-Level Design & FPGA Implementation for Real-Time Interception ..."

Lalit Kumar, Rahul Shrestha (2022)

> Home

Details and statistics

DOI: 10.1007/S11265-022-01810-2

access: closed

type: Journal Article

metadata version: 2023-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/KumarS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/KumarS22
Lalit Kumar, Rahul Shrestha:
A System-Level Design & FPGA Implementation for Real-Time Interception & Monitoring the Frequency-Agile Communication Signal. J. Signal Process. Syst. 94(12): 1395-1410 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.