"Code and Data Placement for Embedded Processors with Scratchpad and Cache ..."

Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura (2010)

> Home

Details and statistics

DOI: 10.1007/S11265-008-0306-3

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/IshitobiIY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/IshitobiIY10
Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura:
Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories. J. Signal Process. Syst. 60(2): 211-224 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.