"High-level optimizations in compiling process descriptions to asynchronous ..."

Ganesh Gopalakrishnan, Venkatesh Akella (1994)

> Home

Details and statistics

DOI: 10.1007/BF02108188

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/GopalakrishnanA94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/GopalakrishnanA94
Ganesh Gopalakrishnan, Venkatesh Akella:
High-level optimizations in compiling process descriptions to asynchronous circuits. J. VLSI Signal Process. 7(1-2): 33-45 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.