"A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000."

Zhixiong Di et al. (2015)

> Home

Details and statistics

DOI: 10.1007/S11265-014-0945-5

access: closed

type: Journal Article

metadata version: 2025-04-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/DiHSM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/DiHSM15
Zhixiong Di, Yue Hao, Jiangyi Shi, Peijun Ma:
A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000. J. Signal Process. Syst. 81(2): 227-247 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.