"Power-Efficient State Exchange Scheme for Low-Latency SMU Design of ..."

Chun-Yuan Chu, An-Yeu Wu (2012)

> Home

Details and statistics

DOI: 10.1007/S11265-011-0603-0

access: closed

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChuW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChuW12
Chun-Yuan Chu, An-Yeu Wu:
Power-Efficient State Exchange Scheme for Low-Latency SMU Design of Viterbi Decoder. J. Signal Process. Syst. 68(2): 233-245 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.