"A Low Power 8 x 8 Direct 2-D DCT Chip Design."

Hao-Chieh Chang et al. (2000)

> Home

Details and statistics

DOI: 10.1023/A:1026503416812

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChangJCC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChangJCC00
Hao-Chieh Chang, Jiun-Ying Jiu, Li-Lin Chen, Liang-Gee Chen:
A Low Power 8 x 8 Direct 2-D DCT Chip Design. J. VLSI Signal Process. 26(3): 319-332 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.