"A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA ..."

Mao-Hsu Yen et al. (2013)

> Home

Details and statistics

DOI: 10.1155/2013/103473

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/YenYLH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/YenYLH13
Mao-Hsu Yen, Chu Yu, Horng-Ru Liao, Chin-Fa Hsieh:
A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design. VLSI Design 2013: 103473:1-103473:15 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.