"Dynamic CMOS Load Balancing and Path Oriented in Time Optimization ..."

Kumar Yelamarthi, Chien-In Henry Chen (2010)

> Home

Details and statistics

DOI: 10.1155/2010/230783

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/YelamarthiC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/YelamarthiC10
Kumar Yelamarthi, Chien-In Henry Chen:
Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations. VLSI Design 2010: 230783:1-230783:13 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.