"Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path ..."

Deepa Yagain, A. Vijaya Krishna (2014)

> Home

Details and statistics

DOI: 10.1155/2014/280701

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/YagainK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/YagainK14
Deepa Yagain, A. Vijaya Krishna:
Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach: Comparison and CAD Tool. VLSI Design 2014: 280701:1-280701:18 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.