"A Practical Load-optimized VCO Design for Low-jitter 5V 500 MHz Digital ..."

Chua-Chin Wang, Yu-Tsun Chien, Ying-Pei Chen (2000)

> Home

Details and statistics

DOI: 10.1155/2000/52658

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/WangCC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/WangCC00
Chua-Chin Wang, Yu-Tsun Chien, Ying-Pei Chen:
A Practical Load-optimized VCO Design for Low-jitter 5V 500 MHz Digital Phase-locked Loop. VLSI Design 11(2): 107-113 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.