"Implementation, Test Pattern Generation, and Comparative Analysis of ..."

Vikas K. Saini, Shamim Akhter, Tanuj Chauhan (2016)

> Home

Details and statistics

DOI: 10.1155/2016/1260879

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/SainiAC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/SainiAC16
Vikas K. Saini, Shamim Akhter, Tanuj Chauhan:
Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits. VLSI Design 2016: 1260879:1-1260879:8 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.